Access Prioritizing Patents (Class 710/244)
-
Publication number: 20100299469Abstract: An access control circuit includes a status managing circuit. The status managing circuit accepts one or at least two access requests issued from a plurality of buffer circuits each of which has a priority different from each other. A decoder repeatedly determines whether or not the one or at least two access requests accepted by the status managing circuit include an urgent access request. When a determination result is negative, the decoder acknowledges an access request corresponding to a higher priority out of the one or at least two access requests accepted by the status managing circuit. On the other hand, when the determination result is affirmative, the decoder acknowledges the urgent access request.Type: ApplicationFiled: May 4, 2010Publication date: November 25, 2010Applicant: SANYO ELECTRIC CO., LTD.Inventor: Hirofumi Fujikawa
-
Patent number: 7836235Abstract: An access request arbitration section, a data amount management section and a resource control section are provided between a plurality of masters and a shared resource. The data amount management section manages access data amounts passing between the plurality of masters and the resource. The access request arbitration section executes arbitrary arbitration of issuing access permission to a master determined according to the access data amount at any timing, in addition to periodic arbitration of issuing access permission to any of the masters at fixed-interval arbitration timing. If an access request of less than a defined data amount is granted in periodic arbitration, the remaining access chance can be used in arbitrary arbitration.Type: GrantFiled: August 14, 2007Date of Patent: November 16, 2010Assignee: Panasonic CorpoationInventors: Yoshiharu Watanabe, Seiji Horii, Daisuke Murakami, Yuji Takai
-
Patent number: 7831960Abstract: A method for configuration of a program with a plurality of configuration variables to operate on a computer system that includes obtaining a plurality of priority semantics for the plurality of configuration variables, wherein the plurality of priority semantics are heterogeneous, assigning a value for each of the plurality of configuration variables based on the plurality of priority semantics, and configuring the program using the value to operate on the computer system.Type: GrantFiled: June 8, 2006Date of Patent: November 9, 2010Assignee: Oracle America, Inc.Inventors: Pedro Vazquez, Alejandro P. Lopez, Pablo Martikian
-
Patent number: 7831974Abstract: A mechanism that associates a mutual exclusion lock with a shared data item and provides ownership of the mutual exclusion lock to multiple execution threads that execute code operating on the shared data item in a sequential order.Type: GrantFiled: November 12, 2002Date of Patent: November 9, 2010Assignee: Intel CorporationInventors: Larry B. Huston, Charles E. Narad
-
Patent number: 7827338Abstract: A method and a system of controlling access of data items to a shared resource, wherein the data items each is assigned to one of a plurality of priorities, and wherein, when a predetermined number of data items of a priority have been transmitted to the shared resource, that priority will be awaiting, i.e. no further data items are transmitted with that priority, until all lower, non-awaiting priorities have had one or more data items transmitted to the shared resource. In this manner, guarantees services may be obtained for all priorities.Type: GrantFiled: February 28, 2006Date of Patent: November 2, 2010Assignee: Teklatech A/SInventor: Tobias Bjerregaard
-
Patent number: 7817653Abstract: A circuit includes a first selection module having first data input, second data input, first validation input, second validation input, selected data output, marker output, and presence output. A first validation signal received at the first validation input identifies whether or not a first data signal received at the first data input is valid; a second validation signal received at the second validation input identifies whether or not a second data signal received at the second data input is valid; a presence signal outputted at the presence output identifies whether or not at least one data signal is valid; and the first data input has an assigned selection priority higher than that assigned to the second data input. If at least one data signal is identified as valid, the valid data signal having the higher assigned priority is transferred to the selected data output.Type: GrantFiled: April 19, 2007Date of Patent: October 19, 2010Assignee: Hewlett-Packard Development Company, L.P.Inventor: Chris Michael Brueggen
-
Patent number: 7814253Abstract: An aspect of the present invention provides an arbiter which grants a request (to access a resource) in the same clock cycle as in which the requests from requesters is received. In one embodiment, such a feature may be provided in case of arbitration policies requiring state information from previous grants. In another embodiment, such a feature may be provided when the arbitration policy is programmable such that the same arbiter can be used for different arbitration policies.Type: GrantFiled: April 16, 2007Date of Patent: October 12, 2010Assignee: NVIDIA CorporationInventors: Harendran Kethareswaran, Amit Rao
-
Publication number: 20100241775Abstract: A method and apparatus for arbitrating on a high performance serial bus is disclosed. The invention provides for a plurality of arbitration phases and an arbitration advancing means.Type: ApplicationFiled: January 19, 2010Publication date: September 23, 2010Inventor: Michael D. Johas Teener
-
Patent number: 7802040Abstract: A method, an interconnect and a system for processing data is disclosed. The method comprises the steps of: a) receiving a request to perform a data transaction between a master unit and a slave unit, b) receiving an indication of a quality of service requirement associated with said data transaction; c) determining an interconnect quality of service level achievable when transmitting said data transaction over the interconnect logic having regard to any other pending data transactions which are yet to be issued; d) determining a slave quality of service level achievable when responding to said data transaction once received by said slave unit from said interconnect logic; and e) determining whether the combined interconnect quality of service level and the slave quality of service level fails to achieve the quality of service requirement and, if so, reordering the pending data transactions to enable the quality of service requirement of each data transaction to be achieved.Type: GrantFiled: December 22, 2005Date of Patent: September 21, 2010Assignee: ARM LimitedInventors: Peter James Aldworth, Andrew Benson, Daren Croxford
-
Patent number: 7802041Abstract: According to an aspect of an embodiment, an apparatus has a pair of first system boards, each of the first system boards including a processor and being adapted for sending duplicate requests, in parallel, respectively, a second system board including a processor and being adapted for sending requests, a first transfer device for transferring requests, having a first arbiter for selecting and outputting one of the duplicate requests sent from each of the first system boards, and a second arbiter for selecting and outputting one of the requests sent from the second system board and a second transfer device for transferring requests, having a third arbiter for selecting one of the duplicate requests sent from each of the first system boards and outputting the selected request in synchronization with the selected request outputted by the first arbiter, the second transfer device having a forth arbiter.Type: GrantFiled: July 24, 2008Date of Patent: September 21, 2010Assignee: Fujitsu LimitedInventors: Takayuki Kinoshita, Junji Ichimiya
-
Patent number: 7797468Abstract: In certain, currently available data-storage systems, incoming commands from remote host computers are subject to several levels of command-queue-depth-fairness-related throttles to ensure that all host computers accessing the data-storage systems receive a reasonable fraction of data-storage-system command-processing bandwidth to avoid starvation of one or more host computers. Recently, certain host-computer-to-data-storage-system communication protocols have been enhanced to provide for association of priorities with commands. However, these new command-associated priorities may lead to starvation of priority levels and to a risk of deadlock due to priority-level starvation and priority inversion. In various embodiments of the present invention, at least one additional level of command-queue-depth-fairness-related throttling is introduced in order to avoid starvation of one or more priority levels, thereby eliminating or minimizing the risk of priority-level starvation and priority-related deadlock.Type: GrantFiled: October 31, 2006Date of Patent: September 14, 2010Assignee: Hewlett-Packard Development CompanyInventors: George Shin, Rajiv K. Grover, Santosh Ananth Rao
-
Patent number: 7793295Abstract: Task management methods. A plurality of GBL (global bandwidth limiter) classes is provided. One of the GBL classes is selected based on the priority of a first task, in which the first task is from a MCU (micro-controller unit) bus. A system GBL class is selected based on the highest GBL class which has been selected among the GBL classes. A bandwidth limiter of a DMA (direct memory access) unit is assigned according to the system GBL class and the priority of a second task if the DMA unit is activated by the second task. The second task is from a DMA bus, and the cycle between the DMA and MCU buses is determined according to the bandwidth limiter.Type: GrantFiled: December 28, 2004Date of Patent: September 7, 2010Assignee: Mediatek IncoroprationInventors: Jhih-Cyuan Huang, Huey-Tyug Chua, Yann-Chang Lin
-
Patent number: 7793023Abstract: An exclusion controller which allows an information processing unit to acquire a contended resource to the exclusion of the other information processing units includes a plurality of non-prioritized information processing units mutually exclusively acquiring a non-prioritized exclusion right, which indicates a candidate for acquiring the contended resource, by a first process. The exclusion controller further includes a prioritized information processing unit acquiring the contended resource by a second process, which requires a shorter processing time than the first process, to the exclusion of the non-prioritized information processing unit having acquired the non-prioritized exclusion right.Type: GrantFiled: April 4, 2008Date of Patent: September 7, 2010Assignee: International Business Machines CorporationInventors: Kiyokuni Kawachiya, Akira Koseki, Tamiya Onodera
-
Publication number: 20100205340Abstract: A method of determining request transmission priority subject to request content and transmitting request subject to such request transmission priority in application of Fieldbus communication framework in which the communication device determines whether the received requests have the priority subject to the respective content, and also determines whether there is any logical operation condition established, and then the communication device transmits the received external requests to the connected slave device as an ordinary request or priority request, preventing the slave device from receiving an important external request sent by the main control end or manager at a late time.Type: ApplicationFiled: April 23, 2010Publication date: August 12, 2010Applicant: MOXA INC.Inventors: Bo-Er WEI, You-Shih CHEN
-
Patent number: 7774356Abstract: A method and an apparatus that synchronize an application state in a client with a data source in a backend system in an asynchronous manner are described. A response is sent to the client based on a priority determined according to a history of received update requests. When a notification message from a data source in a backend system is received, an update request is selected from a plurality of update requests currently pending to be served according to the priority associated with each update request. A response is sent to the client over a network corresponding to the selected update request. The response includes state updates according to the changes in the data source and the current application state in the corresponding client.Type: GrantFiled: December 4, 2006Date of Patent: August 10, 2010Assignee: SAP AGInventor: Weiyi Cui
-
Patent number: 7774529Abstract: Bus transfer efficiency is improved in bus communication that uses a shared memory, based on a communication origin master 101 selectively using an arbitration completion notification signal and a memory access completion notification signal. Based on the arbitration completion notification signal, the communication origin master 101 issues a command issue permission signal to the communication destination master 102, and the communication destination master 102 generates and issues a command for accessing the shared memory 12. Based on the memory access completion notification signal, the communication origin master 101 issues a command issue permission signal to the communication destination master 102, and the communication destination master 102 generates and issues a command for accessing the shared memory 12.Type: GrantFiled: July 2, 2008Date of Patent: August 10, 2010Assignee: Panasonic CorporationInventors: Kouichi Ishino, Hideyuki Kanzaki, Kazuhiro Watanabe
-
Publication number: 20100199010Abstract: A device having priority update capabilities and a method for updating priorities, the method includes: receiving a request to update to a requested priority, priorities of transaction requests stored within a first sequence of pipeline stages that precede an arbiter; updating a priority level of a transaction request stored in the first sequence to the requested priority if the transaction request is priority upgradeable and if the requested priority is higher that a current priority of the transaction request; and arbitrating between transaction requests in response to priority attributes associated with the transaction requests.Type: ApplicationFiled: August 23, 2006Publication date: August 5, 2010Inventors: Ori Goren, Yaron Netanel, Aviel Livay, Gil Moran, Yossy Neeman
-
Patent number: 7765351Abstract: A system and method for dynamically managing movement of semaphore data within the system. The system includes, but is no limited to, a plurality of functional units communicating over the network, a memory device communication with the plurality of functional units over the network, and at least one semaphore storage unit communicating with the plurality of functional unites and the memory device over the network. The plurality of functional units include a plurality of functional unit memory locations. The memory device includes a plurality of memory device memory locations. The at least one semaphore storage unit includes a plurality of semaphore storage unit memory locations. The at least one semaphore storage unit controls dynamic movement of the semaphore data among the plurality of functional unit memory locations, the plurality of memory device memory locations, the plurality of semaphore storage unit memory locations, and any combinations therof.Type: GrantFiled: March 12, 2007Date of Patent: July 27, 2010Assignee: International Business Machines CorporationInventors: Pascal A. Nsame, Anthony D. Polson, Nancy H. Pratt, Sebastian T. Ventrone
-
Publication number: 20100185801Abstract: A distributed process control equipment ownership arbitration system and method for arbitrating equipment ownership conflicts are disclosed. Individual control modules representing various process control entities within a process control system define a plurality of lists or queues for storing equipment arbitration information. Requests by one process control entity to acquire ownership over another process control entity are represented by an arbitration token that represents the ownership relationship sought by the acquiring process control entity. Copies of the arbitration token are communicated between the respective control modules and stored in the various arbitration queues defined by the control modules, depending on the status of the acquisition request.Type: ApplicationFiled: January 20, 2009Publication date: July 22, 2010Applicant: FISHER-ROSEMOUNT SYSTEMS, INC.Inventors: Godfrey R. Sherriff, Gary K. Law
-
Patent number: 7761636Abstract: A method for providing access arbitration for an integrated circuit in a wireless device is provided. The method includes receiving a command from a processing element coupled to the integrated circuit. A preempt signal associated with the command is generated. The preempt signal is operable to identify a priority for the command as one of high and low. The preempt signal is provided to an access arbiter for use in providing access arbitration for the command.Type: GrantFiled: November 22, 2006Date of Patent: July 20, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Jordan C. Mott, William M. Hurley, Avery C. Topps, J. Alexander Interrante
-
Patent number: 7757028Abstract: Methods, systems, and computer program products for transmitting first-priority data and second-priority data. The first-priority data and second-priority data are stored in separate data buffers, and the first-priority data is transmitted preferentially over the second-priority data.Type: GrantFiled: June 30, 2006Date of Patent: July 13, 2010Assignee: Intuitive Surgical Operations, Inc.Inventors: Michael B Druke, Philip L Graves, Theodore C Walker
-
Patent number: 7752369Abstract: A system for formal verification of bounded fairness properties of pseudo random number generators and arbiters that use random priority-based arbitration schemes. The formal verification system determines an upper bound of a request-to-grant delay of an arbiter in terms of a number of complete random sequences. The formal verification system also determines, in terms of a number of clock cycles, an upper bound and a lower bound of a length of a complete random sequence in the random number sequence generated by a random number generator used by the arbiter. The formal verification system then determines a worst case request-to-grant delay bounds of the arbiter system, in terms of a number of clock cycles, by combining the upper bound of the request-to-grant delay of the arbiter with the upper bound of the length of the complete random sequence and the lower bound of the length of the complete random sequence.Type: GrantFiled: May 9, 2008Date of Patent: July 6, 2010Assignee: International Business Machines CorporationInventors: Krishnan Kunjunny Kailas, Brian Chan Monwai, Viresh Paruthi
-
Patent number: 7743192Abstract: A method of determining request transmission priority subject to request content and transmitting request subject to such request transmission priority in application of Fieldbus communication framework in which the communication device determines whether the received requests have the priority subject to the respective content, and also determines whether there is any logical operation condition established, and then the communication device transmits the received external requests to the connected slave device as an ordinary request or priority request, preventing the slave device from receiving an important external request sent by the main control end or manager at a late time.Type: GrantFiled: March 18, 2007Date of Patent: June 22, 2010Assignee: Moxa Inc.Inventors: Bo-Er Wei, You-Shih Chen
-
Patent number: 7739437Abstract: A priority control value, which is smaller as the priority of access by each of requesters is higher, decreases with the lapse of time when an access request is issued. When the access is completed, the priority control value increases by a priority decrease value (PERIOD). When there is no access request, the priority control value decreases to a reference priority value (TMIN) and is then maintained at the reference priority value. Access permission is given to the one of the requesters issuing requests which has the smallest priority control value. As a result, proper arbitration is performed at a high speed with a simple hardware configuration.Type: GrantFiled: January 26, 2006Date of Patent: June 15, 2010Assignee: Panasonic CorporationInventors: Akihiro Watabe, Takayuki Morishige, Yuichiro Aihara
-
Patent number: 7734787Abstract: According to embodiments, the present invention comprises a method and system for managing support of quality of service requirements for various clients of a telecommunications network at a server level. Servers assigned to the various clients may include quality of service descriptors that identify relative priorities of the clients. In the event of a failure or reduced performance of a server, for example, an assignment of respective servers to respective clients may be changed based on the relative priorities of the respective clients.Type: GrantFiled: September 16, 2008Date of Patent: June 8, 2010Assignee: Intel CorporationInventor: Robert L. Huff
-
Patent number: 7730350Abstract: A method and system of determining the execution point of programs executed in lock step. At least some of the illustrative embodiments are computer systems comprising a first processor that executes a program, and a second processor that executes a duplicate copy of the program in lock step with the first processor. After receipt of a duplicate copy of an interrupt request by each processor, the first processor determines the execution point in its program relative to the execution point of the duplicate copy of the program executed by the second processor.Type: GrantFiled: February 3, 2006Date of Patent: June 1, 2010Assignee: Hewlett-Packard Development Company, L.P.Inventors: Dale E. Southgate, Mihai Damian, Peter A. Reynolds, William F. Bruckert, James S. Klecka
-
Patent number: 7725635Abstract: A method of determining request transmission priority subject to request channel and transmitting request subject to such request transmission priority in application of Fieldbus communication framework in which the communication device determines whether the request channel from which the received requests came have the priority right and whether there is any logical operation condition established, and then the communication device transmits the received external requests to the connected slave device as an ordinary request or priority request, preventing the slave device from receiving an important external request sent by the main control end or manager at a late time.Type: GrantFiled: March 18, 2007Date of Patent: May 25, 2010Assignee: Moxa Inc.Inventors: Bo-Er Wei, You-Shih Chen
-
Patent number: 7720312Abstract: An image processor includes a memory that stores image layers, ?-layers associated with the image layers, and pointers linking image areas of the image layers with the ?-layer. A method for blending multiple image layers includes obtaining a transparency value for an image area by reading a pointer associated with the image area and blending the image layers using the obtained transparency value.Type: GrantFiled: February 17, 2005Date of Patent: May 18, 2010Assignee: Harman Becker Automotive Systems GmbHInventors: Michael Maier, Bernhard Broghammer, Günther Huber
-
Publication number: 20100122004Abstract: The message switching system comprises at least two inputs and at least one output, first arbitration means dedicated to said output, and management means designed to determine a relative order OR(i,j) of one input relative to the other, for any pair of separate inputs belonging to the system and having sent requests for the assignment of said output, and designed to assign said output. Said management means comprise storage means designed to store said relative orders OR(i,j), initialization means designed to initialize said relative orders OR(i,j) such that only one of said inputs takes priority on initialization, and updating means designed to update all of said relative orders when a new request arrives at said first arbitration means, or when said output is assigned to one of said inputs.Type: ApplicationFiled: November 11, 2009Publication date: May 13, 2010Applicant: ARTERISInventors: Philippe Boucard, Luc Montperrus
-
Publication number: 20100115168Abstract: A plurality of data processing tasks with processing elements (10) that contend for a resource (18). Execution of each task comprising executing a series of instructions. During execution indications are measured of the speed of progress of executing the instructions for respective ones of the tasks. Requests to access the resource (18) for different ones of the tasks are arbitrated, a priority for judging arbitration being assigned to each task based on the measured indication of the speed of progress of the task. At least over a part of a range of possible speed of progress values increasingly higher priority is assigned in case of increasingly lower indication of the speed of progress.Type: ApplicationFiled: May 14, 2007Publication date: May 6, 2010Applicant: NXP B.V.Inventor: Marco J.G. Bekooij
-
Patent number: 7707332Abstract: An I/O-request processing system which is capable of reducing the maximum value of the time required until the I/O request of each external device is registered. An I/O-request receiving section (501) receives an I/O request issued from an external device (600). A process-information storage section (510) stores an I/O-request delay time (512) for each external device (600). A priority-process judgment section (520) registers the I/O request having a maximum I/O-request delay time (512) among the I/O requests which have been registered into an I/O-request cue (540).Type: GrantFiled: October 12, 2006Date of Patent: April 27, 2010Assignee: NEC CorporationInventor: Masao Shimada
-
Patent number: 7707179Abstract: The present invention discloses a modified computer architecture (50, 71, 72) which enables an applications program (50) to be run simultaneously on a plurality of computers (M1, . . . Mn). Shared memory at each computer is updated with amendments and/or overwrites so that all memory read requests are satisfied locally. During initial program loading (75), or similar, instructions which result in the application program (50) acquiring (or releasing) a lock on a particular asset (50A, 50X-50Y) (synchronization) are identified. Additional instructions are inserted (162, 163) to result in a modified synchronization routine with which all computers are updated.Type: GrantFiled: April 22, 2005Date of Patent: April 27, 2010Assignee: Waratek Pty LimitedInventor: John Matthew Holt
-
Patent number: 7707341Abstract: In one embodiment, a method is contemplated. An interrupt is received in a processor from an interrupt controller. Responsive to receiving the interrupt, the interrupt is masked in the interrupt controller to permit another interrupt to be transmitted by the interrupt controller to the processor. The other interrupt has a lower priority than the previously-received interrupt in the interrupt controller.Type: GrantFiled: February 25, 2005Date of Patent: April 27, 2010Assignee: Advanced Micro Devices, Inc.Inventors: Alexander C. Klaiber, William Alexander Hughes
-
Patent number: 7707342Abstract: When four access request origins A, B, C, and D are present, a priority table (No. 1) having a priority order of A, B, C, and D, a priority table (No. 2) having a priority order of B, D, A, and C, a priority table (No. 3) having a priority order of C, A, D, and B, and a priority table (No. 4) having a priority order of D, C, B, and A are prepared. An order of employing these tables is determined in advance in this order. A priority table next in the order to the priority table employed in last arbitration or, when a priority table at the bottom in the order is employed in last arbitration, a priority table at the top in the order is employed. Based on the priority levels defined in the employed priority table, an access request to be accepted is selected.Type: GrantFiled: July 17, 2007Date of Patent: April 27, 2010Assignee: Fujitsu Microelectronics LimitedInventor: Yasunobu Horisaki
-
Patent number: 7698486Abstract: An arbitration circuit for granting access to a shared resource among requestors comprises N request shapers, where N is an integer greater than one. An input unit receives a request from a requestor. An age unit assigns an age to the request and increases the age of the request when the requestor is not granted access to the shared resource. A priority unit assigns a priority level to each of the requests and selectively increases the priority level of the request based on the age of the respective one of the requests and a delta period of the request. An arbiter core receives the requests from the N request shapers and selectively grants access to the shared resource to each of the requestors corresponding to the requests based on the priority level and age of the requests. The delta period of one of the N request shapers is different than the delta period of another of the N request shapers.Type: GrantFiled: March 28, 2006Date of Patent: April 13, 2010Assignee: Marvell International Ltd.Inventor: Bhaskar Chowdhuri
-
Publication number: 20100088537Abstract: A method for bus arbitration is for use when working with multi-carrier modulation methods. Each user on a bus is assigned a unique address which identifies the user and which is transmitted upon each initiation of communication. The address is represented as a sequence of binary numerals, the number of bits of the binary numerals being equal to the number of carriers used in the multi-carrier modulation method. This sequence of binary numerals is transmitted successively for the arbitration via the multi-carrier modulation method, a user being eliminated from the arbitration when a further user at the same time has transmitted a binary numeral having higher priority. The transmission of the binary numeral may be repeated if the arbitration of the numeral does not lead to a result in one step. The method for bus arbitration may be used advantageously in a system for contactless energy supply. A redundant sending of phase-shifted signals reduces the failure rate because of random destructive interference.Type: ApplicationFiled: October 18, 2007Publication date: April 8, 2010Inventors: Zhidong Hua, Olaf Simon, Wenwang Zhou, Cornelius Mertzlufft Paufler
-
Publication number: 20100088443Abstract: A data processing apparatus and method are provided for arbitrating access to a shared resource. The data processing apparatus includes a plurality of requester elements sharing access to the shared resource, and arbitration circuitry which is responsive to requests asserted by one or more of the requester elements for access to the shared resource, to perform a priority determination operation to select one of the asserted requests as a winning request. Each of the asserted requests has a priority level associated therewith, and the apparatus further comprises relative priority ordering circuitry for attributing relative priorities to the plurality of requester elements. The arbitration circuitry is responsive to the asserted requests to perform the priority determination operation in order to select as the winning request the request asserted by the requester element with the highest relative priority whose asserted request has a priority level not exceeded by any other asserted request.Type: ApplicationFiled: September 25, 2009Publication date: April 8, 2010Applicant: ARM LimitedInventors: Peter Andrew Riocreux, Graeme Leslie Ingram
-
Patent number: 7694040Abstract: A method and an apparatus of memory access request priority queue arbitration comprises sorting the requests into plurality of different priority levels firstly. The priority queues of different priority levels are arranged respectively according to the following steps: counting the cycles and latencies of each access request; counting the total cycles; comparing the latencies of each access request and total cycles respectively, if the total cycles is larger than the latency of a request, then arranging one more the same request in the priority queue, else executing the priority queue in order.Type: GrantFiled: December 19, 2007Date of Patent: April 6, 2010Assignee: VIA Technologies, Inc.Inventor: Ting-Kun Yeh
-
Patent number: 7685344Abstract: The remaining time period until the deadline of transfer by a device connected to a bus is measured, the remaining data size to be transferred by the device is detected, and the priority level of the device is set based on the remaining time period and the remaining data size.Type: GrantFiled: October 19, 2006Date of Patent: March 23, 2010Assignee: Canon Kabushiki KaishaInventors: Makoto Fujiwara, Koichi Morishita, Shunichi Kaizu
-
Patent number: 7685345Abstract: A modification of rank priority arbitration for access to computer system resources through a shared pipeline that provides more equitable arbitration by allowing a higher ranked request access to the shared resource ahead of a lower ranked requester only one time. If multiple requests are active at the same time, the rank priority will first select the highest priority active request and grant it access to the resource. It will also set a ‘blocking latch’ to prevent that higher priority request from re-gaining access to the resource until the rest of the outstanding lower priority active requesters have had a chance to access the resource.Type: GrantFiled: June 27, 2007Date of Patent: March 23, 2010Assignee: International Business Machines CorporationInventors: Deanna Postles Dunn, Christine Comins Jones, Arthur J O'Neill, Vesselina Kirilova Papazova, Robert J Sonnelltier, III, Craig Raymond Walters
-
Patent number: 7685346Abstract: In one embodiment, the present invention includes a method for arbitrating requests from multiple agents based on an arbitration list to select an agent to receive an arbitration grant, determining whether the selected agent is associated with a grant counter that is at a value of zero, and if so dynamically reordering the arbitration list so that the selected agent is demoted to the lowest portion of the arbitration list. Other embodiments are described and claimed.Type: GrantFiled: June 26, 2007Date of Patent: March 23, 2010Assignee: Intel CorporationInventors: Chee Hak Teh, Arthur Hunter
-
Patent number: 7680971Abstract: An apparatus and method for granting one or more requesting entities access to a resource in a predetermined time interval. The apparatus includes a first circuit receiving one or more request signals, and implementing logic for assigning a priority to the one or more request signals, and, generating a set of first_request signals based on the priorities assigned. One or more priority select circuits for receiving the set of first_request signals and generating corresponding one or more fixed grant signals representing one or more highest priority request signals when asserted during the predetermined time interval.Type: GrantFiled: June 26, 2007Date of Patent: March 16, 2010Assignee: International Business Machines CorporationInventors: Matthias A. Blumrich, Valentina Salapura
-
Publication number: 20100057962Abstract: An arbitration device and method including validating a second signal after a first signal is selected for a given number of times when the first signal and the second signal conflict, where the first signal has a first priority based on a priority order corresponding to a plurality of processes and the second signal has a second priority lower than the first priority.Type: ApplicationFiled: August 13, 2009Publication date: March 4, 2010Applicant: FUJITSU MICROELECTRONICS LIMITEDInventor: Masaki OKADA
-
Publication number: 20100042766Abstract: A PCI-Express data link transmitter includes a plurality of arbiters, each employing a distinct priority rule to select one of multiple scheduled TLPs and DLLPs based on their distinct types. A selector selects one of the arbiters to select the one of the multiple scheduled TLPs and DLLPs for transmission. A programmable storage element provides a value to control the selector. In one embodiment, the distinct priority rule employed by at least a first of the arbiters prioritizes TLPs higher than Ack/Nak DLLPs, and the distinct priority rule employed by at least a second of the arbiters prioritizes Ack/Nak DLLPs higher than TLPs. In one embodiment, at least a first arbiter prioritizes TLPs higher than Ack/Nak DLLPs and UpdateFC DLLPs, at least a second arbiter prioritizes Ack/Nak DLLPs higher than TLPs and UpdateFC DLLPs, and at least a third arbiter prioritizes UpdateFC DLLPs higher than TLPs and Ack/Nak DLLPs.Type: ApplicationFiled: July 24, 2009Publication date: February 18, 2010Applicant: VIA TECHNOLOGIES, INC.Inventors: Yen-Ting Lai, Wen-Yu Tseng
-
Patent number: 7664901Abstract: A data processing apparatus and method are providing for arbitrating access to a shared resource. The data processing apparatus has a plurality of logic elements sharing access to the shared resource, and arbitration circuitry which is responsive to requests by one or more of the logic elements for access to the shared resource to perform a priority determination operation to select one of the requests as a winning request. The arbitration circuitry applies an arbitration policy to associate priorities with each logic element, the arbitration policy comprising multiple priority groups, each priority group having a different priority and containing at least one of the logic elements. Within each priority group, the arbitration circuitry applies a priority ordering operation to attribute relative priorities to the logic elements within that priority group.Type: GrantFiled: March 27, 2007Date of Patent: February 16, 2010Assignee: ARM LimitedInventors: Peter Andrew Riocreux, Alistair Crone Bruce, Andrew David Tune
-
Patent number: 7664900Abstract: When receiving a write message associated with data, an input/output controller issues a write-request message to a home processor node which holds the data in a memory. When receiving the write-request message, a memory controller in the processor node executes a consistency process on the basis of information, regarding the state of the data, stored in a directory, and sends a write-permission message to the input/output controller which has issued the write-request message. In response to the received write-permission message, the input/output controller in an input/output node issues an update message, serving as a write message, to the home processor node. In response to the received update message, the memory controller in the process node updates the data in the main memory. In the above process, when receiving a plurality of write messages from input/output devices, the input/output controller issues write-request messages irrespective of the progress of a preceding write message.Type: GrantFiled: July 1, 2005Date of Patent: February 16, 2010Assignees: NEC Corporation, NEC Computertechno, Ltd.Inventors: Takeo Hosomi, Yoshiaki Watanabe
-
Patent number: 7660928Abstract: The present invention provides an arbitration circuit capable of stable operation regardless of timings for read and write requests. A latch signal of a predetermined pulse width is generated in accordance with a read request signal or a write request signal and supplied to latches. Flip-flops or FFs respectively fetch therein write and read requests produced within the time of the latch signal. The latches respectively output the fetched requests as signals at the same timing. Thus, since the timings for the signals coincide with each other even when the write request and the read request are made at close intervals while the latch signal is being outputted from a latch controller, a write control signal or a read control signal can be stably outputted in accordance with the order of priority defined in advance by a delay unit.Type: GrantFiled: December 17, 2007Date of Patent: February 9, 2010Assignee: Oki Semiconductor Co., Ltd.Inventor: Norihiko Satani
-
Patent number: 7657682Abstract: A method of operating a bus interconnect coupled to bus masters and bus slaves is provided. The method includes receiving a request from a bus master to perform a bus transaction associated with a transaction ID with a bus slave of the plurality of bus slaves, the bus transaction being a first type of bus transaction. The method further includes performing the transaction if a resource allocation parameter allocated to the bus master meets a first threshold. The method further includes if the resource allocation parameter does not meet the first threshold, performing the data transaction only if the transaction meets a condition of a set of at least one condition, wherein a condition of the set of at least one condition includes that the transaction ID of the transaction is not a transaction ID of any outstanding bus transaction of the first type requested by the bus master.Type: GrantFiled: September 14, 2007Date of Patent: February 2, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Annette Pagan, Matthew D. Akers, Christine E. Moran
-
Patent number: 7650451Abstract: An arbiter circuit includes a priority coefficient calculating unit, a priority coefficient comparator an acceptance determining unit, and a priority determining unit. The priority coefficient calculating unit calculates for each request an arbitration priority coefficient based on a priority level set for each request by requesters. The priority coefficient comparator compares arbitration priority coefficients calculated for the requesters by the priority coefficient calculating unit. The acceptance determining unit determines whether to accept the requests based on the comparison result by the priority coefficient comparator. When the arbitration priority coefficient calculated by the priority coefficient calculating unit is equal between two or more requests, the priority determining unit determines a priority order for accepting the requests.Type: GrantFiled: April 25, 2007Date of Patent: January 19, 2010Assignee: Fujitsu Microelectronics LimitedInventors: Tetsuo Miyamoto, Yasuhiro Watanabe
-
Patent number: 7644213Abstract: Methods and devices utilizing operating system semaphores are described for managing access to limited-access resources by clients.Type: GrantFiled: June 5, 2007Date of Patent: January 5, 2010Assignee: Verigy (Singapore) Pte. Ltd.Inventor: Charles D. Thomas