Path Selecting Switch Patents (Class 710/316)
  • Patent number: 11902092
    Abstract: Provided are systems, methods, and apparatuses for latency-aware edge computing to optimize network traffic. A method can include: determining network parameters associated with a network architecture, the network architecture comprising a data center and an edge data center; determining, using the network parameters, a first programmatically expected latency associated with the data center and a second programmatically expected latency associated with the edge data center; and determining, based at least in part on a difference between the first programmatically expected latency or the second programmatically expected latency, a distribution of a workload to be routed between the data center and the edge data center.
    Type: Grant
    Filed: February 13, 2020
    Date of Patent: February 13, 2024
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Qinling Zheng, Ehsan Najafabadi, Yasser Zaghloul
  • Patent number: 11876691
    Abstract: An end-to-end telemetry system for a Remote Direct Memory Access (RDMA) communication network having multiple end-servers. The system includes an RDMA tracer for each end-server, one or more programmable data planes, and a telemetry collector. Each RDMA tracer extracts host-level telemetry information for one or more RDMA sessions associated with the corresponding end-server. Each programmable data plane extracts network-level telemetry information for one or more RDMA sessions associated with the programmable data plane. The telemetry collector (i) receives the host-level telemetry information from the RDMA tracers and the network-level telemetry information from the one or more programmable data planes and (ii) generates telemetry reports based on the host-level and network-level telemetry information. In some implementations, the system enables real-time monitoring of RDMA traffic at the RDMA protocol level granularity across all RDMA-enabled workloads for different use cases.
    Type: Grant
    Filed: January 28, 2022
    Date of Patent: January 16, 2024
    Assignee: Nokia Solutions and Networks Oy
    Inventors: Hyunseok Chang, Limin Wang, Sarit Mukherjee, Walid Abdelrahman
  • Patent number: 11870336
    Abstract: An input system includes a first input device and a second input device. Each of the first input device and the second input device includes a main body, a first connecting port, at least two second connecting ports, a power switching circuit and a control unit. When the first connecting port of the first input device is connected with an external power source, the power switching circuit of the first input device receives a first voltage from the external power source. When one of the second connecting ports of the first input device is connected with one of the second connecting ports of the second input device, the first voltage is converted into a second voltage by the power switching circuit of the first input device and the second voltage is transmitted to the second input device.
    Type: Grant
    Filed: August 9, 2022
    Date of Patent: January 9, 2024
    Assignee: PRIMAX ELECTRONICS LTD.
    Inventors: Chuan-Tai Hsiao, Chun-Han Huang, Tse-Ping Kuan, Hung-Wei Kuo
  • Patent number: 11862557
    Abstract: Multi-die structures and methods of fabrication are described. In an embodiment, a multi-die structure includes a first die, a second die, and die-to-die routing connecting the first die to the second die. The die-to-die interconnection may be monolithically integrated as a chip-level die-to-die routing, or external package-level die-to-die routing.
    Type: Grant
    Filed: September 23, 2021
    Date of Patent: January 2, 2024
    Assignee: Apple Inc.
    Inventors: Sanjay Dabral, Jun Zhai, Jung-Cheng Yeh, Kunzhong Hu, Raymundo Camenforte, Thomas Hoffmann
  • Patent number: 11861371
    Abstract: Systems and techniques for automated transfer of peripheral device operations are described herein. In an example, a system may adapted so that, while a first device of a first type and a second device of the first type are simultaneously connected to a client device, the first device, rather than the second device, is used as an active device of the first type for at least one application, the first and second devices being peripheral devices. The system may be further adapted so that, while both the first and second devices remain connected to the client device, a switch from the first device to the second device by a user is determined, and, based on the switch from the first device to the second device, the second device, rather than the first device, is used as the active device of the first type for the at least one application.
    Type: Grant
    Filed: October 20, 2021
    Date of Patent: January 2, 2024
    Inventors: Zongpeng Qiao, Swaminathan Manivannan, Huijin Huang, Ge Gao
  • Patent number: 11853234
    Abstract: A host can include a programmable network interface card (NIC) or “Smart NIC” which accesses host-local drives hidden from a host processor. One configuration can include a switch with a one logical partition including the NIC as a root complex (RC) and the local drives as end points (EPs), and with another logical partition including the host processor as an RC and the NIC as an EP. A second configuration can include the NIC and switch directly connected to the host processor with an access control component (ACC) configured on switch ports connected to the local drives. A third configuration can include the NIC and local drives directly connected to the host processor with the ACC configured on host processor ports connected to the local drives. The NIC can use a multi-layer driver to communicate with the ACC and local drives hidden behind the ACC.
    Type: Grant
    Filed: January 5, 2022
    Date of Patent: December 26, 2023
    Assignee: Dell Products L.P.
    Inventors: Boris Glimcher, Aric Hadav, Amitai Alkalay
  • Patent number: 11835577
    Abstract: A method includes providing a first and second electronic unit unit, generating a wirelessly transmitted signal for detecting or generating one signal or several signals for detection on a chain of electronic elements, for the first unit, detecting a transmission time of the wirelessly transmitted signal for detection or detecting a first transmission time on a first of the chain, for the second unit, detecting a second value or the transmission time of the wirelessly transmitted signal for detection or detecting a second value or a second transmission time on a second position of the chain that is different from the first position, converting the first value or the transmission time detected for the first unit to a first address for the first unit, and converting the second value or the transmission time detected within or for the second unit to a second address for the second unit.
    Type: Grant
    Filed: January 15, 2019
    Date of Patent: December 5, 2023
    Inventor: Christoph Heldeis
  • Patent number: 11838145
    Abstract: A communication control device for a subscriber station of a serial bus system. The communication control device has a communication control module for generating a transmitted signal for controlling a communication of the subscriber station with at least one other subscriber station of the bus system, in which bus system at least a first communication phase and a second communication phase are used for exchanging messages between subscriber stations of the bus system, a first terminal for transmitting, in an operating mode of the first communication phase, the transmitted signal to a transmitting/receiving device, a second terminal for receiving, in the operating mode of the first communication phase, a digital received signal from the transmitting/receiving device, and an operating mode switching module for switching the transmission direction of the first and the second terminal in the second communication phase to the same direction for differential signal transmission.
    Type: Grant
    Filed: April 8, 2021
    Date of Patent: December 5, 2023
    Assignee: ROBERT BOSCH GMBH
    Inventors: Arthur Mutter, Florian Hartwich, Steffen Walker
  • Patent number: 11838268
    Abstract: Disclosed are a method, a device and a system for data communication control. In the method for data communication control, data sent from a first communication device is received by a data forwarding device, where the data is transmitted through at least two types of physical interfaces in sequence. The data is then forwarded by the data forwarding device to a second communication device that is preconfigured. During the process of sending the data by the first communication device, the data is physically isolated by at least two types of physical interfaces, and then forwarded to the second communication device that is preconfigured. Even if the first communication device is illegally invaded by outsiders, the outsiders only know the IP address of the first communication device but fail to know the IP address of the destination of the physically isolated data.
    Type: Grant
    Filed: August 26, 2020
    Date of Patent: December 5, 2023
    Assignee: Ankang Hongtian Science & Technology Incorporated Company
    Inventor: Lihong Hao
  • Patent number: 11809358
    Abstract: In some embodiments, a system for communicating USB information via an extension medium is provided. The system comprises an upstream facing port device (UFP device) and a downstream facing port device (DFP device). The UFP device is communicatively coupled to a host device via a USB-compliant connection. The DFP device is communicatively coupled to at least one USB device via a USB-compliant connection and communicatively coupled to the UFP device via a non-USB extension medium. The DFP device is configured to receive, from the UFP device, an incoming request packet addressed to a first USB endpoint provided by a USB device; and hold transmission of an outgoing request packet based on the incoming request packet to the USB device in response to determining that a ping response packet has not yet been received from the first USB endpoint.
    Type: Grant
    Filed: October 27, 2021
    Date of Patent: November 7, 2023
    Assignee: Icron Technologies Corporation
    Inventor: Mohsen Nahvi
  • Patent number: 11810498
    Abstract: A display system and a display device are provided. The display system includes a host device, a display device and an input device. The display device includes a display controller, a display panel and a USB hub. The display controller processes an image signal provided by the host device with a first processing mode and displays the processed image signal on the display panel. The USB hub is coupled to the host device. The input device is coupled to the USB hub. The input device forms a first signal input path with the host device via the USB hub and a second signal input path with the display controller via a signal line. The input device transmits the control signal via the signal line to cause the display controller to process the image signal with a second processing mode and display the processed image signal on the display panel.
    Type: Grant
    Filed: May 16, 2022
    Date of Patent: November 7, 2023
    Assignee: BenQ Corporation
    Inventor: Hsin-Nan Lin
  • Patent number: 11809352
    Abstract: An information handling system includes a secondary baseboard management controller that may transmit a first set of data via an external interface, and transmit a second set of data via an internal interface. A primary baseboard management controller includes a data traffic manager that may transmit a first signal for the current data to be transmitted if the current data is of the first set of data, or transmit a second signal if the current data is of the second set of data.
    Type: Grant
    Filed: September 9, 2021
    Date of Patent: November 7, 2023
    Assignee: Dell Products L.P.
    Inventors: Timothy M. Lambert, Bhavesh A. Patel
  • Patent number: 11809353
    Abstract: Techniques and apparatus to provide for interactions between system components are described. In one embodiment, an apparatus to provide a component interface, the apparatus comprising at least one memory, a first component comprising at least one register, logic, at least a portion of comprised in hardware, the logic to define at least one interface field stored in the at least one register, generate an interface with a second component based on the at least one interface field, and receive interface information from the second component via the interface, the interface information comprising at least one value for the at least one interface field.
    Type: Grant
    Filed: March 31, 2017
    Date of Patent: November 7, 2023
    Assignee: INTEL CORPORATION
    Inventors: Kevan A. Lillie, Shlomi Lalush, Yaakov Dalsace, Adee Ofir Ran, Assaf Benhamou, David Golodni, Itay Tamir, Amir Laufer
  • Patent number: 11803506
    Abstract: A data processing apparatus is provided that includes communication circuitry to transmit an interconnect message to a root port using a physical address mapped to the root port. Translation circuitry encapsulates, within the interconnect message to the root port, a Peripheral Component Interconnect Express (PCIe) message to a destination, the PCIe message having routing information encoded as a PCIe bus number associated with the destination.
    Type: Grant
    Filed: October 28, 2021
    Date of Patent: October 31, 2023
    Assignee: Arm Limited
    Inventors: Tessil Thomas, Anitha Kona, Jacob Joseph, Arthur Brian Laughton, Nandakishore Sastry
  • Patent number: 11789881
    Abstract: There is provided a communication apparatus comprising a connector that includes a plurality of signal lines and connects to an external recording device. The control unit performs control to determine whether a second signal has been input before a predetermined time period elapses since a first signal was output to the external recording device, the second signal indicating that the external recording device is compatible with a second transfer mode. In a case where it is determined that the second signal has been input, the control unit performs control to perform communication in the second transfer mode.
    Type: Grant
    Filed: September 19, 2022
    Date of Patent: October 17, 2023
    Assignee: CANON KABUSHIKI KAISHA
    Inventor: Shuma Yokoyama
  • Patent number: 11770349
    Abstract: System and method for supporting configurable legacy P_Key table abstraction using a bitmap based hardware implementation in a high performance computing environment. A mapping table in DRAM can be provided through the use of a software based SMA that implements the mapping table. With this mapping table, it is possible to provide a legacy compliant view of a bit map based P_Key table. Such a legacy compliant view can be called a virtual P_Key table, or a configurable legacy P_Key table abstraction.
    Type: Grant
    Filed: January 25, 2017
    Date of Patent: September 26, 2023
    Assignee: ORACLE INTERNATIONAL CORPORATION
    Inventors: Bjørn Dag Johnsen, Prabhunandan Narasimhamurthy, Line Holen
  • Patent number: 11762796
    Abstract: According to examples, an apparatus may include a processor that may access an assignment of a component connected to a downstream USB port, from among a plurality of downstream USB ports that are downstream of a display device, to a first physical host device from among a plurality of physical host devices connected to the display device via respective upstream USB ports. The apparatus may bind, based on the assignment, the downstream USB port to a first upstream USB port that connects the first physical host device to the display device. The binding may cause the component to be coupled to the first physical host device. The apparatus facilitates assignment of individual components connected to downstream USB ports to one of a plurality of upstream USB ports.
    Type: Grant
    Filed: July 25, 2019
    Date of Patent: September 19, 2023
    Assignee: Hewlett-Packard Development Company, L.P.
    Inventors: Syed S. Azam, Alexander Williams, John W. Frederick
  • Patent number: 11762785
    Abstract: A system and method are provided. In one example, a system is disclosed that includes a memory device and a first interface configured to connect with a first external device. The interface may include a device side that enables a first data exchange with the first external device and a system side that enables a second data exchange with the memory device, where the system side further enables an exchange of platform hints between the first interface and the memory device. The system may also include a hinting unit that populates the platform hints in an address bit.
    Type: Grant
    Filed: May 3, 2021
    Date of Patent: September 19, 2023
    Assignee: MELLANOX TECHNOLOGIES, LTD.
    Inventors: Idan Burstein, Ilan Pardo, Yamin Friedman, Michael Cotsford, Mark Rosenbluth, Hillel Chapman
  • Patent number: 11757769
    Abstract: A method of managing inter-branch communication is a network, including generating an end-to-end path, wherein the end-to-end path starts in a first computing device in a first branch and ends at a second computing device in a second branch, wherein the end-to-end path is generated using a plurality of flow records and a plurality of path records and the end-to-end path includes a wide area network (WAN) segment, and issuing, based on the generating, a notification to a network administrator, wherein the notification specifies the end-to-end path and a latency associated with at least one segment in the end-to-end path.
    Type: Grant
    Filed: May 13, 2022
    Date of Patent: September 12, 2023
    Assignee: Arista Networks, Inc.
    Inventor: Sandip K Shah
  • Patent number: 11741043
    Abstract: This invention provides a generalized electronic computer architecture with multiple cores, memory distributed amongst the cores (a core-local memory). This arrangement provides predictable, low-latency memory response time, as well as a flexible, code-supplied flow of memory from one specific operation to another (using an operation graph). In one instantiation, the operation graph consists of a set of math operations, each accompanied by an ordered list of one or more input addresses. Input addresses may be specific addresses in memory, references to other math operations in the graph, or references to the next item in a particular data stream, where data streams are iterators through a continuous block of memory. The arrangement can also be packaged as a PCIe daughter card, which can be selectively plugged into a host server/PC constructed/organized according to traditional von Neumann architecture.
    Type: Grant
    Filed: January 28, 2022
    Date of Patent: August 29, 2023
    Assignee: The Trustees of Dartmouth College
    Inventors: Elijah F. W. Bowen, Richard H. Granger, Jr.
  • Patent number: 11740982
    Abstract: The present disclosure describes example service takeover methods, storage devices, and service takeover apparatuses. In one example method, when a communication fault occurs between two storage devices in a storage system, the two storage devices respectively obtain running statuses of the two storage devices. A running status can reflect current usage of one or more system resources of a particular storage device. Then, a delay duration is determined according to the running statuses, where the delay duration is a duration for which the storage device waits before sending an arbitration request to a quorum server. The two storage devices respectively send, after the delay duration, arbitration requests to the quorum server to request to take over a service. The quorum server then can select a storage device in a relatively better running status to take over a host service.
    Type: Grant
    Filed: May 27, 2022
    Date of Patent: August 29, 2023
    Assignee: Huawei Technologies Co., Ltd.
    Inventor: Cheng Zhang
  • Patent number: 11734094
    Abstract: A method includes monitoring, by a processing device, error characteristics of a particular memory component among a plurality of memory components of a memory sub-system and detecting, by the processing device and based on the monitored error characteristics, an error characteristic associated with the particular memory component that exhibits a value that is greater than or equal to a threshold error characteristic value. The method can further include causing, by the processing device, a counter coupled to the plurality of memory components to be updated in response to the detection that the particular memory component exhibits the value of the error characteristic that is greater than or equal to the threshold error characteristic value.
    Type: Grant
    Filed: August 19, 2020
    Date of Patent: August 22, 2023
    Assignee: Micron Technology, Inc.
    Inventors: Seungjune Jeon, Tingjun Xie
  • Patent number: 11714776
    Abstract: A system-on-chip (SoC) may be configured to enable a Multi-Chip Daisy Chain Topology using peripheral component interface express (PCIe). The SoC may include a processor, a local memory, a root complex operably connected to the processor and the local memory, and a multi-function endpoint controller. The root complex may obtain forwarding information to configure routing of transactions to one or more PCIe endpoint functions or to the local memory. The root complex may initialize, based on the forwarding information, access between a host and the one or more PCIe endpoint functions. The multi-function endpoint controller may obtain a descriptor and endpoint information to configure outbound portals for transactions to at least one remote host. The multi-function endpoint controller may establish a communication path between the host and a function out of a plurality of functions.
    Type: Grant
    Filed: December 29, 2021
    Date of Patent: August 1, 2023
    Assignee: Texas Instmments Incorporated
    Inventors: Kishon Vijay Abraham Israel Vijayponraj, Sriramakrishnan Govindarajan, Mihir Narendra Mody
  • Patent number: 11709716
    Abstract: A method may include receiving, by a privileged component executed by a processing device, bytecode of a packet processing component from an unprivileged component executed by the processing device, analyzing, by the privileged component, the bytecode of the packet processing component to identify whether the bytecode comprises a first command that returns a redirect, analyzing, by the privileged component, the bytecode of the packet processing component to identify whether the bytecode comprises a second command that returns a runtime computed value, and responsive to determining that the bytecode comprises the first command or the second command, setting a redirect flag maintained by the privileged component.
    Type: Grant
    Filed: August 26, 2019
    Date of Patent: July 25, 2023
    Assignee: Red Hat, Inc.
    Inventors: Michael Tsirkin, Jesper Brouer
  • Patent number: 11704263
    Abstract: A configurable multi-function Peripheral Component Interchange Express (PCIe) endpoint controller, integrated in a system-on-chip (SoC), that exposes multiple functions of multiple processing subsystems (e.g., peripherals) to a host. The SoC may include a centralized transaction tunneling unit and a multi-function interrupt manager. The processing subsystems output data to the host via the centralized transaction tunneling unit, which translates addresses provided by the host to a local address of the SoC. Therefore, the centralized transaction tunneling unit enables those processing subsystems to consume addresses provided by the host without the need for software intervention and software-based translation. The SoC may also provide isolation between each function provided by the processing systems. The multi-function interrupt manager enables the endpoint controller to propagate interrupt messages received from the processing subsystems to the host.
    Type: Grant
    Filed: March 17, 2022
    Date of Patent: July 18, 2023
    Assignee: TEXAS INSTRUMENTS INCORPORATED
    Inventors: Sriramakrishnan Govindarajan, Kishon Vijay Abraham Israel Vijayponraj, Mihir Narendra Mody
  • Patent number: 11693691
    Abstract: Embodiments of systems, methods, and apparatuses for heterogeneous computing are described. In some embodiments, a hardware heterogeneous scheduler dispatches instructions for execution on one or more plurality of heterogeneous processing elements, the instructions corresponding to a code fragment to be processed by the one or more of the plurality of heterogeneous processing elements, wherein the instructions are native instructions to at least one of the one or more of the plurality of heterogeneous processing elements.
    Type: Grant
    Filed: July 21, 2021
    Date of Patent: July 4, 2023
    Assignee: Intel Corporation
    Inventors: Rajesh M. Sankaran, Gilbert Neiger, Narayan Ranganathan, Stephen R. Van Doren, Joseph Nuzman, Niall D. McDonnell, Michael A. O'Hanlon, Lokpraveen B. Mosur, Tracy Garrett Drysdale, Eriko Nurvitadhi, Asit K. Mishra, Ganesh Venkatesh, Deborah T. Marr, Nicholas P. Carter, Jonathan D. Pearce, Edward T. Grochowski, Richard J. Greco, Robert Valentine, Jesus Corbal, Thomas D. Fletcher, Dennis R. Bradford, Dwight P. Manley, Mark J. Charney, Jeffrey J. Cook, Paul Caprioli, Koichi Yamada, Kent D. Glossop, David B. Sheffield
  • Patent number: 11693807
    Abstract: Generally, this disclosure provides systems, devices, methods and computer readable media for dynamic configuration and enforcement of access lanes to I/O controllers. The System may include a plurality of Input/Output (I/O) controllers and a plurality of lanes. The system may also include a lane mapping module configured to multiplex at least one of the I/O controllers to at least one of the lanes based on a configuration. The system may further include a first processor configured to detect a change request, the change request to modify the configuration from an existing configuration to a new configuration; and a second processor configured to: verify that the new configuration is valid based on a stock keeping unit (SKU) associated with the system; and, if the verification is successful, store the new configuration in non-volatile memory and reset the system.
    Type: Grant
    Filed: March 19, 2021
    Date of Patent: July 4, 2023
    Assignee: Intel Corporation
    Inventors: Balaji Parthasarathy, Ramamurthy Krithivas, Bradley A. Burres, Pawel Szymanski, Yi-Feng Liu
  • Patent number: 11695583
    Abstract: Systems and methods for InfiniBand fabric optimizations to minimize SA access and startup failover times. A system can comprise one or more microprocessors, a first subnet, the first subnet comprising a plurality of switches, a plurality of host channel adapters, a plurality of hosts, and a subnet manager, the subnet manager running on one of the one or more switches and the plurality of host channel adapters. The subnet manager can be configured to determine that the plurality of hosts and the plurality of switches support a same set of capabilities. On such determination, the subnet manager can configure an SMA flag, the flag indicating that a condition can be set for each of the host channel adapter ports.
    Type: Grant
    Filed: September 2, 2021
    Date of Patent: July 4, 2023
    Assignee: ORACLE INTERNATIONAL CORPORATION
    Inventors: Bjørn Dag Johnsen, Line Holen, Dag Georg Moxnes
  • Patent number: 11681461
    Abstract: Devices and techniques for generating a response to a host with a memory device are provided. A first command from a host can be executed. A status for the first command can he determined. An inquiry from the host about a second command can be received after execution of the first command has begun. A response can be made to the inquiry that includes information about the second command and the status for the first command.
    Type: Grant
    Filed: November 22, 2021
    Date of Patent: June 20, 2023
    Assignee: Micron Technology, Inc.
    Inventors: Nadav Grosz, David Aaron Palmer
  • Patent number: 11647104
    Abstract: A data processing method includes receiving, by an operating system of a device, a start instruction from an application in the device that includes an identifier of a socket connection, where the application is a latency-insensitive application, calling, by the operating system according to the start instruction, a monitoring system in the operating system to monitor buffering of data of the socket connection in a kernel buffer, where the data of the socket connection is from an underlying protocol stack, and generating, by the monitoring system, a data readable identifier when a time interval between a current moment and a start moment is greater than or equal to a timeout duration, where the start moment is when the operating system receives the start instruction, and the data readable identifier indicates that the data of the socket connection is readable by the application.
    Type: Grant
    Filed: December 28, 2020
    Date of Patent: May 9, 2023
    Assignee: HUAWEI TECHNOLOGIES CO., LTD.
    Inventors: Rahul Arvind Jadhav, K Anmol Mani Tejeswar Sarma, Zhen Cao
  • Patent number: 11645637
    Abstract: Systems and methods for payment processing on devices are provided. Such systems and methods enable payment processing to be completed with a peripheral device (such as a magnetic card reader) and a point of sales system, without the need for extensive developer integration. The system receives a payment charge amount from a point of sales system. The system also detects (or dynamically populates) peripheral devices that are used to capture account information. The peripheral device is a supported device type with an associated library, which includes data for properly interfacing with the peripheral device. The system provides the captured account data, a merchant ID and the amount of the charge to a payment management system. The system likewise receives a response (approve or decline) from the payment management system.
    Type: Grant
    Filed: August 21, 2019
    Date of Patent: May 9, 2023
    Assignee: Worldpay, LLC
    Inventors: Robert Bonestell, Kevin Oliver, Matthew D. Ozvat, Andrew Harris, Daniel Ourada
  • Patent number: 11637813
    Abstract: A device can determine that a container is deployed in a front-end of a private network. The container can include a self-contained execution environment. The container can include an interface that is configured for directing network traffic between the front-end of the private network and one or more applications operating in a back-end of the private network. The device can configure an interface of the container for directing network traffic between an external network and the container. The device can configure a firewall of the front-end of the private network to permit routing of network traffic between the external network and the container. The device can advertise a route for directing network traffic between the external network and the container. The device can perform routing of network traffic between the one or more applications operating in the back-end of the private network and the external network using the container.
    Type: Grant
    Filed: May 17, 2021
    Date of Patent: April 25, 2023
    Assignee: Verizon Patent and Licensing Inc.
    Inventors: Yuhang Zhao, Manish Chugtu, Girish S. Welling, Anmol Wadhwa
  • Patent number: 11637784
    Abstract: A mechanism is provided to maximize utilization of internal memory for packet queuing in network devices, while providing an effective use of both internal and external memory to achieve high performance, high buffering scalability, and minimizing power utilization. Embodiments initially store packet data received by the network device in queues supported by an internal memory. If internal memory utilization crosses a predetermined threshold, a background task performs memory reclamation by determining those queued packets that should be targeted for transfer to an external memory. Those selected queued packets are transferred to external memory and the internal memory is freed. Once the internal memory consumption drops below a threshold, the reclamation task stops.
    Type: Grant
    Filed: March 31, 2021
    Date of Patent: April 25, 2023
    Assignee: NXP USA, Inc.
    Inventors: Bernard Francois St-Denis, John Pillar, Allen Lengacher
  • Patent number: 11625352
    Abstract: A memory controller includes a command queue and an arbiter for selecting entries from the command queue for transmission to a DRAM. The arbiter transacts streaks of consecutive read commands and streaks of consecutive write commands. The arbiter has a current mode indicating the type of commands currently being transacted, and a cross mode indicating the other type. The arbiter is operable to monitor commands in the command queue for the current mode and the cross mode, and in response to designated conditions, send at least one cross-mode command to the memory interface queue while continuing to operate in the current mode. In response to an end streak condition, the arbiter swaps the current mode and the cross mode, and transacts the cross-mode command.
    Type: Grant
    Filed: June 12, 2020
    Date of Patent: April 11, 2023
    Assignee: Advanced Micro Devices, Inc.
    Inventors: Guanhao Shen, Ravindra Nath Bhargava, Raghava Sravan Adidamu
  • Patent number: 11610862
    Abstract: Apparatuses, devices and systems associated with semiconductor packages with chiplet and memory device coupling are disclosed herein. In embodiments, a semiconductor package may include a first chiplet, a second chiplet, and a memory device. The semiconductor package may further include an interconnect structure that couples the first chiplet to a first memory channel of the memory device and the second chiplet to a second memory channel of the memory device. Other embodiments may be described and/or claimed.
    Type: Grant
    Filed: September 28, 2018
    Date of Patent: March 21, 2023
    Assignee: Intel Corporation
    Inventors: Andrew Collins, Jianyong Xie
  • Patent number: 11604742
    Abstract: A computer device includes a central processing unit (CPU), a network adapter, a bus, and an intermediate device, where the intermediate device is coupled to both the CPU and the network adapter through the bus, and is configured to establish a correspondence between address information of an agent unit and address information of a function unit, and implement forwarding of a packet between the CPU and the network adapter based on the correspondence.
    Type: Grant
    Filed: February 9, 2021
    Date of Patent: March 14, 2023
    Assignee: HUAWEI TECHNOLOGIES CO., LTD.
    Inventors: Tao Li, Lei Huang, Beilei Sun, Yunzhi Geng
  • Patent number: 11606593
    Abstract: The present disclosure provides a method of controlling a high-definition multimedia interface (HDMI). The method includes: reading, by a source device, extended display identification data (EDID) of a sink device when the sink device and the source device are connected; writing information about the source device in a status and control data channel (SCDC) structure; and reading, by the source device, the EDID again based on a predetermined field value included in the SCDC structure.
    Type: Grant
    Filed: September 10, 2021
    Date of Patent: March 14, 2023
    Assignee: LG ELECTRONICS INC.
    Inventor: Eunkwang Jang
  • Patent number: 11601383
    Abstract: The disclosure provides an approach for in-place conversion of a virtual switch on a host. Techniques are provided for in-place conversion of a virtual switch from a first type of virtual switch to a destination type of virtual switch. A method includes rekeying, by a second manager agent, one or more uplink ports associated with one or more logical switches implemented by the virtual on the host with the unique identifier. The rekeying includes updating one or more existing uplink port identifiers assigned to the one or more uplink ports with the unique identifier associated with a first manager agent. The method includes removing, by the first manager agent, an association of the one or more uplink ports with the opaque network; and informing the first manager and the second manager that the virtual switch is of the destination type of virtual switch.
    Type: Grant
    Filed: September 16, 2021
    Date of Patent: March 7, 2023
    Assignee: VMWARE, INC.
    Inventors: Nilesh Nipane, Aarti Lolage, Nikhil Rajguru, Akshay Kale, Kaustubh Naniwadekar
  • Patent number: 11599493
    Abstract: A dual-host, USB system comprising a USB hub, a multiplexor (MUX) configured to couple a first host computing device or a second host computing device to a USB hub where each of the first and second host computing device have host-level control of a plurality of USB ports coupled to the USB hub based on which of a first or second input of the MUX is selected. The system further includes a processor communicatively coupled to the second host computing device and the USB hub, the processor providing a non-USB communication path from the second host computing device to the first host computing device to facilitate the sending of commands from the second host computing device to the first host computing device in the USB system.
    Type: Grant
    Filed: July 28, 2021
    Date of Patent: March 7, 2023
    Assignee: Logitech Europe S.A.
    Inventor: Joseph Yao-Hua Chu
  • Patent number: 11593011
    Abstract: Techniques manage spare extents based on a dynamic window. In particular, in response to determining that the number of spare extents in a source storage device of a plurality of storage devices is lower than a predetermined threshold, a source extent is selected from the source storage device, and the source extent is an extent in a created stripe included in a storage system. Based on a set of extents other than the source extent in the stripe, a set of storage device sequences respectively associated with the set of extents are determined. A destination extent is identified from a plurality of spare extents in the set of storage device sequences. Data in the source extent is migrated to the destination extent. Accordingly, load balancing of the spare extents in each storage device of the storage system may be ensured.
    Type: Grant
    Filed: September 17, 2021
    Date of Patent: February 28, 2023
    Assignee: EMC IP Holding Company LLC
    Inventors: Chi Chen, Huijuan Fan
  • Patent number: 11593052
    Abstract: An apparatus comprises a switch and nodes coupled to the switch. Each node does not include an integrated video controller and transmits data to the switch via a USB and a serial connection. The switch comprises a controller which stores video output generated based on data received via serial connections. The controller: receives a user selection for a first node; transmits the user selection to a first multiplexer; retrieves a first video output generated based on data received via the corresponding serial connection; and transmits the first video output to a second multiplexer. The first multiplexer transmits USB data received from the first node to the second multiplexer. If the first node is in a pre-boot environment, the second multiplexer selects the first video output for transmission. If the first node is in a post-boot environment, the second multiplexer selects the data received from the first node for transmission.
    Type: Grant
    Filed: June 30, 2022
    Date of Patent: February 28, 2023
    Assignee: Hewlett Packard Enterprise Development LP
    Inventors: Vincent W. Michna, Peter Alexander Hansen, Quoc Hung C. Vu
  • Patent number: 11580058
    Abstract: A symmetric multiprocessor includes with a hierarchical ring-based interconnection network is disclosed. The symmetric processor includes a plurality of buses comprised on the symmetric multiprocessor, wherein each of the buses are configured in a circular topology. The symmetric multiprocessor also includes a plurality of multi-processing nodes interconnected by the buses to make a hierarchical ring-based interconnection network for conveying commands between the multi-processing nodes. The interconnection network includes a command network configured to transport commands based on command tokens, wherein the tokens dictate a destination of the command, a partial response network configured to transport partial responses generated by the multi-processing nodes, and a combined response network configured to combine the partial responses generated by the multi-processing nodes using combined response tokens.
    Type: Grant
    Filed: August 30, 2021
    Date of Patent: February 14, 2023
    Assignee: International Business Machines Corporation
    Inventors: Charles F. Marino, William J. Starke, Praveen S. Reddy, John T. Hollaway, Jr., Daniel C. Howe, David J. Krolak
  • Patent number: 11567871
    Abstract: Systems and methods for determining an access pattern in a computing system. Accesses to a file may contain random accesses and sequential accesses. The file may be divided into multiple regions and the accesses to each region are tracked. The access pattern for each region can then be determined independently of the access patterns of other regions of the file.
    Type: Grant
    Filed: November 27, 2019
    Date of Patent: January 31, 2023
    Assignee: EMC IP HOLDING COMPANY LLC
    Inventors: Yamini Allu, Philip N. Shilane, Grant R. Wallace
  • Patent number: 11561774
    Abstract: A technique implements a dataflow graph, taking a number of streams of data inputs and transforms these inputs into a number of streams of outputs. The dataflow graph can perform pattern matching. The technique implements reactions via the composition of pattern matching across joined streams of input data. A completeness of matching an input sequence to a particular input pattern can be characterized as having at least three different degrees, such as cold (not yet matched), warm (e.g., minimally matched), and hot (e.g., maximally matched). The input pattern to be matched can have a variable length, including zero length or unlimited or arbitrarily large length. Data flows can be on a push basis or pull basis, or a combination, and may change depending on the state.
    Type: Grant
    Filed: February 14, 2020
    Date of Patent: January 24, 2023
    Assignee: JOHNSON CONTROLS TYCO IP HOLDINGS LLP
    Inventors: Jason Lucas, Abhishek Sharma
  • Patent number: 11539828
    Abstract: The present disclosure provides a user interface process flow for posting content on a display device. The disclosed techniques include a user interface process that initiates a connection that enables a host device to receive content from a guest device in a secure and discrete manner. The host device utilizes one or more graphical elements to invoke a user input at the host device to verify that the user is physically present at the host device. In response to the user input, a server generates a connection identifier that is communicated to, and displayed at, the host device. The connection identifier and an address of a server are displayed at, or otherwise communicated from, the host device to a guest device. The guest device uses the connection identifier to establish a connection with the host device for delivery of content from the guest device for display on the host device.
    Type: Grant
    Filed: December 29, 2020
    Date of Patent: December 27, 2022
    Assignee: Microsoft Technology Licensing, LLC
    Inventors: Travis Jay Popkave, Jessica Bourgade, Mark Derek Raymond, Jr., Bryan Kim Mamaril, Regina Hajin Son, Corey Joseph Loman, Cassandra Lynn Hoef
  • Patent number: 11531629
    Abstract: Designs for a rackmount chassis having multiple card slots are presented herein. In one example, an apparatus includes a chassis configured to mount into a server rack, including a plurality of peripheral card slots, and a plurality of status lights configured to provide indications of operational status for an associated slot. The chassis further includes switch circuitry, including at least three switch elements, configured to couple the slots, wherein a first portion of ports on each of the switch elements is coupled to corresponding slots, a second portion of the ports on each of the switch elements is coupled to external ports of the chassis, and a third portion of the ports on each of the switch elements is coupled to at least another among the switch elements. The chassis may further include a plurality of external ports on the chassis communicatively coupled to the slots through the switch circuitry.
    Type: Grant
    Filed: October 20, 2021
    Date of Patent: December 20, 2022
    Assignee: Liqid Inc.
    Inventors: Christopher R. Long, Andrew Rudolph Heyd, Brenden Rust
  • Patent number: 11520713
    Abstract: Embodiments using a distributed bus arbiter for one cycle channel selection with inter-channel ordering constraints. A distributed bus arbiter that orders one or more memory bus transactions originating from a plurality of master bus components to a plurality of shared remote slaves over shared serial channels attached to differing interconnect instances may be implemented.
    Type: Grant
    Filed: August 3, 2018
    Date of Patent: December 6, 2022
    Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
    Inventors: Dimitrios Syrivelis, Andrea Reale, Kostas Katrinis
  • Patent number: 11481340
    Abstract: A computer device includes a central processing unit (CPU), a network adapter, a bus, and an intermediate device, where the intermediate device is coupled to both the CPU and the network adapter through the bus, and is configured to establish a correspondence between address information of an agent unit and address information of a function unit, and implement forwarding of a packet between the CPU and the network adapter based on the correspondence.
    Type: Grant
    Filed: February 9, 2021
    Date of Patent: October 25, 2022
    Assignee: HUAWEI TECHNOLOGIES CO., LTD.
    Inventors: Tao Li, Lei Huang, Beilei Sun, Yunzhi Geng
  • Patent number: 11474589
    Abstract: Described are mechanisms and methods to facilitate power saving in Type-C connectors. Some embodiments may comprise an interface to a Configuration Channel (CC) signal path and to a ground signal path of a Universal Serial Bus (USB) Type-C connector port, a first circuitry, and a second circuitry. The first circuitry may be operable to place toggled values on the CC signal path. The second circuitry may be operable to couple the ground signal path to a detection signal path. The placement of the toggled values on the CC signal path is enabled when the detection signal path carries a first value that corresponds with the USB Type-C connector port being connected to a USB Type-C device, and may be disabled when the detection signal path carries a second value that corresponds with the USB Type-C connector port not being connected to a USB Type-C device.
    Type: Grant
    Filed: August 19, 2021
    Date of Patent: October 18, 2022
    Assignee: Intel Corporation
    Inventors: Tarakesava Reddy Koki, Phani K Alaparthi, Ranganadh Kss, Shobhit Chahar
  • Patent number: 11463551
    Abstract: Systems and methods of operating a distributed cache in a fast producer, slow consumer environment are disclosed. A system implements a distributed cache including a plurality of shards. Each shard includes a set of item containers selected from a plurality of containers. A first event related to a first item container in the set of item containers is received and the first item container is updated to include the first event. The first item container is positioned in at least one consumption queue. A second event related to the first item container in the set of item containers is received and the first item container is updated without changing the position of the first item container in the at least one consumption queue.
    Type: Grant
    Filed: October 21, 2020
    Date of Patent: October 4, 2022
    Assignee: WALMART APOLLO, LLC
    Inventor: Andrew Torson