Alternately Filling Or Emptying Buffers Patents (Class 710/53)
-
Patent number: 8972629Abstract: A method for queuing thread update buffers to enhance garbage collection. The method includes providing a global update buffer queue and a global array with slots for storing pointers to filled update buffers. The method includes with an application thread writing to the update buffer and, when filled, attempting to write the pointer for the update buffer to the global array. The array slot may be selected randomly or by use of a hash function. When the writing fails due to a non-null slot, the method includes operating the application thread to add the filled update buffer to the global update buffer queue. The method includes, with a garbage collector thread, inspecting the global array for non-null entries and, upon locating a pointer, claiming the filled update buffer. The method includes using the garbage collector thread to claim and process buffers added to the global update buffer queue.Type: GrantFiled: May 29, 2014Date of Patent: March 3, 2015Assignee: Oracle America, Inc.Inventors: Antonios Printezis, Paul H. Hohensee
-
Patent number: 8949491Abstract: Buffer memory reservation techniques for use with NAND flash memory include dynamically reserving regions of the buffer memory, responsive to a read/write request. Where the read/write request includes a plurality of data transfer requests, following completion of a data transfer request, the reserved buffer space may be recycled for use in a further data transfer request or for other purposes. During fulfillment of a read request, a buffer region is reserved from a larger buffer pool for a time period significantly smaller than the time required to execute a sense operation associated with the read request. The reserved buffer region may be reused for unrelated processes during execution of the sense operation.Type: GrantFiled: July 11, 2013Date of Patent: February 3, 2015Assignee: SanDisk Technologies Inc.Inventors: Gary Lin, Robert Jackson, Yoav Weinberg, William L. Guthrie, Girish B. Desai
-
Publication number: 20150019767Abstract: A semiconductor memory device includes a data transmission unit configured to transmit first input data to only a first global line driver or to the first global line driver and a second global line driver in response to a test signal, and a transmission element configured to transmit second input data only to the second global line driver in response to the test signal.Type: ApplicationFiled: September 26, 2014Publication date: January 15, 2015Inventor: Bok Rim KO
-
Publication number: 20150019766Abstract: This disclosure provides examples of circuits, devices, systems, and methods for managing a buffer memory. Regions of the buffer memory are dynamically reserved, responsive to a read/write request. Where the read/write request includes a plurality of data transfer requests, following completion of a data transfer request, the reserved buffer space may be recycled for use in a further data transfer request or for other purposes. During fulfillment of a read request, a buffer region is reserved from a larger buffer pool for a time period significantly smaller than the time required to execute a sense operation associated with the read request. The reserved buffer region may be reused for unrelated processes during execution of the sense operation.Type: ApplicationFiled: July 11, 2013Publication date: January 15, 2015Inventors: Gary Lin, Robert Jackson, Yoav Weinberg, William L. Guthrie, Girish B. Desai
-
Patent number: 8934502Abstract: A method and system for processing buffer status reports (BSRs) such that when BSR triggering is performed, the size(s) of the necessary sub-header(s) are also to be considered together in addition to the BSR size. The steps of checking whether any padding region is available in a MAC PDU that was constructed, comparing the number of padding bits with the size of the BSR plus its sub-header, and if the number of padding bits is larger than the size of the BSR plus its sub-header, triggering BSR are performed. Doing so allows the sub-header(s) to be inserted or included into the MAC PDU or transport block (TB) or other type of data unit.Type: GrantFiled: May 21, 2013Date of Patent: January 13, 2015Assignee: LG Electronics Inc.Inventors: Sung Duck Chun, Seung June Yi, Sung Jun Park, Young Dae Lee
-
Publication number: 20150006769Abstract: Under control of the consumer, it is determined that a first buffer is empty and that a second buffer contains data; a first compare-double-and-swap operation within a spin loop is executed to swap a double pointer of the first buffer and a double pointer of the second buffer, wherein responsive to the executing of the operation the consumer drains the second buffer, and wherein the executing of the operation directs the at least one producer to fill the first buffer; and it is determined that the first buffer and the second buffer are empty and the consumer waits for a notification from one of i) the at least one producer and ii) a timer. Under control of the at least one producer, a second compare-double-and-swap operation within a spin loop is executed to atomically locate the first buffer and update the double pointer of the first buffer.Type: ApplicationFiled: September 18, 2014Publication date: January 1, 2015Inventor: Vitali Mints
-
Patent number: 8918561Abstract: A computer implemented method, data processing system, and apparatus for hardware resource arbitration in a data processing environment having a plurality of logical partitions. A hypervisor receives a request for a hardware resource from a first logical partition, wherein the request corresponds to an operation. The hypervisor determines the hardware resource is free from contention by a second logical partition. The hypervisor writes the hardware resource to a hardware resource pool data structure, as associated with the first logical partition, in response to a determination the hardware resource is free. The hypervisor presents the hardware resource to the first logical partition. The hypervisor determines that the operation is complete. The hypervisor release the hardware resource from a hardware resource pool, responsive to the determination that the operation is complete.Type: GrantFiled: June 10, 2013Date of Patent: December 23, 2014Assignee: International Business Machines CorporationInventors: Yogesh L Hegde, Vijayaprasanna Laxmikanthappa, Jorge R Nogueras
-
Publication number: 20140359175Abstract: For re-timing sampled data, input data samples at an input data rate are stored in a FIFO buffer and output at an output data rate according to an output clock that is locked to the input data rate in dependence on a loop-filtered measure of the fill level of the said buffer. The frequency of the output clock is additionally controlled by an estimate of the input data rate.Type: ApplicationFiled: May 29, 2014Publication date: December 4, 2014Inventor: Jeff Butters
-
Patent number: 8904067Abstract: An adaptive multi-thread buffer supports multiple writer process and reader processes simultaneously without blocking. Writer processes are assigned a reserved write slot using a writer index that is incremented for each write request. When a reserved write slot is not null, the buffer is resized to make room for new data. Reader processes are assigned a reserved read slot using a reader index that is incremented for each read request. When data is read out to the reader process, the read slot content is set to null. When a writer process attempts to write null data to a write slot, the buffer replaces the null write data with an empty value object so that content of the buffer is null only for empty slots. When an empty value object is read from a slot, the buffer replaces the content with null data to send to the reader process.Type: GrantFiled: March 13, 2012Date of Patent: December 2, 2014Assignee: Microsoft CorporationInventor: Erwien Saputra
-
Patent number: 8880761Abstract: An efficient low latency buffer, and method of operation, is described. The efficient low latency buffer may be used as a bi-directional memory buffer in an audio playback device to buffer both output and input data. An application processor coupled to the bi-directional memory buffer is responsive to an indication to write data to the bi-directional memory buffer reads a defined size of input data from the bi-directional memory buffer. The input data read from the bi-directional memory buffer is replaced with output data of the defined size. In response to a mode-change signal, the defined size of data is changed that is read and written from and to the bi-directional memory buffer. The buffer may allow the application processor to enter a low-powered sleep mode more frequently.Type: GrantFiled: February 22, 2013Date of Patent: November 4, 2014Assignee: BlackBerry LimitedInventors: Scott Edward Bulgin, Cyril Martin, Bengt Stefan Gustavsson
-
Patent number: 8874810Abstract: Efficient and convenient storage systems and methods are presented. In one embodiment a storage system includes a plurality of storage nodes and a master controller. The storage nodes store information. The storage node includes an upstream communication buffer which is locally controlled at the storage node to facilitate resolution of conflicts in upstream communications. The master controller controlls the flow of traffic to the node based upon constraints of the upstream communication buffer. In one embodiment, communication between the master controller and the node has a determined maximum latency. The storage node can be coupled to the master controller in accordance with a chain memory configuration.Type: GrantFiled: November 21, 2008Date of Patent: October 28, 2014Assignee: Spansion LLCInventors: Roger Dwain Isaac, Seiji Miura
-
Patent number: 8874860Abstract: A method for logical buffer pool extension identifies a page in a memory for eviction, and analyzes characteristics of the page to form a differentiated page. The characteristics of the page include descriptors that include a workload type, a page weight, a page type, frequency of access and timing of most recent access. The method also identifies a target location for the differentiated page from a set of locations including a fastcache storage and a hard disk storage to form an identified target location. The method further selects an eviction operation from a set of eviction operations using the characteristics of the differentiated page and the identified target location. The differentiated page is written to the identified target location using the selected eviction operation, where the differentiated page is written only to the fastcache storage.Type: GrantFiled: December 7, 2012Date of Patent: October 28, 2014Assignee: International Business Machines CorporationInventors: Matthew A. Huras, Aamer Sachedina
-
Patent number: 8874809Abstract: An assembly where a number of receivers receiving packets for storing in queues in a storage and a means for de-queuing data from the storage. A controller determines addresses for the storage, the address being determined on the basis of at least a fill level of the queue(s), where information relating to de-queues addresses is only read-out when the fill-level(s) exceed a limit so as to not spend bandwidth on this information before it is required.Type: GrantFiled: December 6, 2010Date of Patent: October 28, 2014Assignee: Napatech A/SInventor: Peter Korger
-
Patent number: 8874808Abstract: The present invention provides a system and method for controlling data entries in a hierarchical buffer system. The system includes an integrated circuit device with a memory core, a high speed upstream data bus, and a plurality of 1st tier buffers that receive data from the memory. The system further includes a 2nd tier transfer buffer spanning a plurality of asynchronous timing domains that delivers the data onto the upstream data bus to minimize gaps in a data transfer. The method includes managing the buffers to allow data to flow from a plurality of 1st tier buffers through a 2nd tier transfer buffer, and delivering the data onto a high speed data bus with pre-determined timing in a manner which minimizes latency to the extent that the returning read data beats are always transmitted contiguously with no intervening gaps.Type: GrantFiled: January 18, 2012Date of Patent: October 28, 2014Assignee: International Business Machines CorporationInventors: Steven J. Hnatko, Gary A. Van Huben
-
Patent number: 8862795Abstract: System and method for hardware implemented accumulation of waveform data. A digitizer is provided that includes first and second memory banks. A first waveform is stored in chunks alternating between successive buffers in the first and second memory banks, and concurrently, the first and second chunks may be transferred to first and second FIFOs, respectively, which may be accumulated with respective first and second chunks of a second waveform into the first and second memory banks. This process may be repeated for respective successive pairs of the first and second waveforms, where the first and second memory banks and FIFOs are used in an alternating manner, and further, to accumulate additional waveforms, where previously stored (and accumulated) waveform data are accumulated chunkwise with successive additional waveform data, and where at least some of the accumulation is performed concurrently with waveform data transfers to and from the memory banks and FIFOs.Type: GrantFiled: September 13, 2013Date of Patent: October 14, 2014Assignee: National Instruments CorporationInventor: Rafael Castro Scorsi
-
Patent number: 8856407Abstract: Methods and systems for conducting a transaction between a USB device and a virtual USB device driver are provided. A client USB manager stores in a buffer one or more data packets associated with the virtual USB device driver. The client USB manager dequeues one of the one or more data packets from the buffer. The client USB manager transmits the dequeued data packet to the USB device for processing. The client USB manager re-fills completed data packets from the buffer and queues the data packets for transmitting to the USB device without waiting for the virtual USB device driver.Type: GrantFiled: November 23, 2011Date of Patent: October 7, 2014Assignee: Red Hat, Inc.Inventor: Hans de Goede
-
Patent number: 8850090Abstract: Methods and systems for conducting a transaction between a virtual USB device driver and a USB device are provided. A virtual USB manager of a hypervisor receives a one or more data packets from a client. The virtual USB manager stores of the one or more data packets in a buffer. The virtual USB manager dequeues a data packet from the buffer. The virtual USB manager transmits the data packet to the virtual USB device driver for processing.Type: GrantFiled: November 23, 2011Date of Patent: September 30, 2014Assignee: Red Hat, Inc.Inventor: Hans de Goede
-
Publication number: 20140281060Abstract: A method for queuing thread update buffers to enhance garbage collection. The method includes providing a global update buffer queue and a global array with slots for storing pointers to filled update buffers. The method includes with an application thread writing to the update buffer and, when filled, attempting to write the pointer for the update buffer to the global array. The array slot may be selected randomly or by use of a hash function. When the writing fails due to a non-null slot, the method includes operating the application thread to add the filled update buffer to the global update buffer queue. The method includes, with a garbage collector thread, inspecting the global array for non-null entries and, upon locating a pointer, claiming the filled update buffer. The method includes using the garbage collector thread to claim and process buffers added to the global update buffer queue.Type: ApplicationFiled: May 29, 2014Publication date: September 18, 2014Applicant: Oracle AmericaInventors: ANTONIOS PRINTEZIS, PAUL H. HOHENSEE
-
Publication number: 20140281059Abstract: In a multicore system in which a plurality of CPUs each including a cache memory share one main memory, a write buffer having a plurality of stages of buffers each holding data to be written to the main memory and an address of a write destination is provided between the cache memory and the main memory, and at the time of a write to the write buffer from the cache memory, an address of a write destination and the addresses stored in the buffers are compared, and when any of the buffers has an agreeing address, data is overwritten to this buffer, and the buffer is logically moved to a last stage.Type: ApplicationFiled: January 9, 2014Publication date: September 18, 2014Applicant: FUJITSU LIMITEDInventors: Takatoshi FUKUDA, SHUJI TAKADA, Kenjiro Mori
-
Patent number: 8838853Abstract: The disclosed embodiments relate to a system for controlling accesses to one or more memory devices. This system includes one or more write queues configured to store entries for write requests, wherein a given entry for a write request includes an address and write data to be written to the address. The system also includes a search mechanism configured to receive a read request which includes an address, and to search the one or more write queues for an entry with a matching address. If a matching address is found in an entry in a write queue, the search mechanism is configured to retrieve the write data from the entry and to cancel the associated write request, whereby the read request can be satisfied without accessing the one or more memory devices.Type: GrantFiled: January 12, 2011Date of Patent: September 16, 2014Assignee: Marvell International Ltd.Inventors: Vitaly Sukonik, Sarig Livne
-
Patent number: 8838955Abstract: Systems and methods for two-way, secure, data communication within critical infrastructures are usable to protect critical infrastructure information while allowing real-time monitoring and remote access. Such communication systems and methods can be used to protect critical data by, for example, providing a single point of access via unidirectional, serial, non-routable connections. Additionally, data flow may be controlled by a first server that is not accessible outside of the critical infrastructure.Type: GrantFiled: August 24, 2011Date of Patent: September 16, 2014Assignee: General Electric CompanyInventors: Robert Boring, Richard Joseph Mitchell
-
Publication number: 20140258811Abstract: A device includes a memory array storing data and error correcting codes ECCs corresponding to the data, and a multi-level buffer structure between the memory array and an input/output data path. The memory array includes a plurality of data lines for page mode operations. The buffer structure includes a first buffer having storage cells connected to respective data lines in the plurality of data lines for a page of data, a second buffer coupled to the storage cells in the first buffer for storing at least one page of data, and a third buffer coupled to the second buffer and to the input/output data path. The device includes logic coupled to the multi-level buffer to perform a logical process over pages of data during movement between the memory array and the input/output path through the multi-level buffer for at least one of page read and page write operations.Type: ApplicationFiled: July 25, 2013Publication date: September 11, 2014Applicant: Macronix International Co., Ltd.Inventors: Yi-Ching Liu, Chi Lo, Shuo-Nan Hung, Chun-Hsiung Hung
-
Patent number: 8832336Abstract: A system for increasing the efficiency of data transfer through a serializer-deserializer (SerDes) link, and for reducing data latency caused by differences between arrival times of the data on the SerDes link and the system clock with which the device operates.Type: GrantFiled: January 30, 2010Date of Patent: September 9, 2014Assignee: MoSys, Inc.Inventors: Michael J. Morrison, Jay B. Patel, Philip A. Ferolito, Michael J. Miller
-
Patent number: 8825927Abstract: Described are systems and methods for transmitting data at an aggregation device. The aggregation device includes a record queue and an output bypass queue. The data is received from an electronic device. A record is generated of the received data. The record is placed in the record queue. A determination is made that the record in the record queue is blocked. The blocked record is transferred from the record queue to the output bypass queue.Type: GrantFiled: September 4, 2012Date of Patent: September 2, 2014Assignee: Advanced Micro Devices, Inc.Inventors: David E. Mayhew, Mark Hummel, Michael J. Osborn
-
Publication number: 20140237145Abstract: Under control of the consumer, it is determined that a first buffer is empty and that a second buffer contains data; a first compare-double-and-swap operation within a spin loop is executed to swap a double pointer of the first buffer and a double pointer of the second buffer, wherein responsive to the executing of the operation the consumer drains the second buffer, and wherein the executing of the operation directs the at least one producer to fill the first buffer; and it is determined that the first buffer and the second buffer are empty and the consumer waits for a notification from one of i) the at least one producer and ii) a timer. Under control of the at least one producer, a second compare-double-and-swap operation within a spin loop is executed to atomically locate the first buffer and update the double pointer of the first buffer.Type: ApplicationFiled: February 20, 2013Publication date: August 21, 2014Applicant: International Business Machines CorporationInventor: Vitali Mints
-
Patent number: 8811417Abstract: A Network Interface (NI) includes a host interface, which is configured to receive from a host processor of a node one or more cross-channel work requests that are derived from an operation to be executed by the node. The NI includes a plurality of work queues for carrying out transport channels to one or more peer nodes over a network. The NI further includes control circuitry, which is configured to accept the cross-channel work requests via the host interface, and to execute the cross-channel work requests using the work queues by controlling an advance of at least a given work queue according to an advancing condition, which depends on a completion status of one or more other work queues, so as to carry out the operation.Type: GrantFiled: November 15, 2010Date of Patent: August 19, 2014Assignee: Mellanox Technologies Ltd.Inventors: Noam Bloch, Gil Bloch, Ariel Shachar, Hillel Chapman, Ishai Rabinovitz, Pavel Shamis, Gilad Shainer
-
Publication number: 20140229640Abstract: A system including an encoder module, a buffer first-in first-out (FIFO) module, a buffer manager module, N FIFO modules, and N input/output (I/O) modules. The encoder module encodes data received from a host and generates P units of encoded data, where P is an integer greater than 1. The buffer FIFO module receives the P units from the encoder module and outputs the P units. The buffer manager module receives the P units from the buffer FIFO module, stores the P units in a buffer, retrieves N of the P units from the buffer, and outputs the N units in parallel, where N is an integer greater than 1. The N FIFO modules respectively receive the N units in parallel directly from the buffer manager. The N I/O modules receive the N units from the N FIFO modules in parallel, respectively, and output the N units to a storage medium.Type: ApplicationFiled: April 21, 2014Publication date: August 14, 2014Applicant: Marvell World Trade LTD.Inventors: Tony Yoon, Siu-Hung Fred Au
-
Patent number: 8793412Abstract: Techniques for reacting to events in a switch module. Embodiments provide a plurality of predefined load/store operations stored in a first memory buffer of the switch module. An execution buffer capable of storing load/store operations within the switch module is also provided. Responsive to detecting that a first predefined event has occurred, embodiments copy the plurality of predefined load/store operations from the first memory buffer to the execution buffer for execution. Upon detecting the plurality of predefined load/store operations within the execution buffer, the plurality of predefined load/store operations within the execution buffer are executed.Type: GrantFiled: February 18, 2013Date of Patent: July 29, 2014Assignee: International Business Machines CorporationInventors: Joseph A. Kirscht, Bruce M. Walk
-
Patent number: 8793411Abstract: Embodiments of a bridge circuit and system are disclosed that may allow for converting transactions from one communication protocol to another. The bridge circuit may be coupled to a first bus employing a first communication protocol, and a second bus employing a second communication protocol. The bridge circuit may be configured to receive transactions over the first bus and store parameters associated with the received transactions. The bridge circuit may be further configured to modify the received transaction, convert the modified transaction to the second communication protocol, and transmit the converted transaction over the second bus.Type: GrantFiled: March 5, 2013Date of Patent: July 29, 2014Assignee: Apple Inc.Inventors: Deniz Balkan, Gurjeet S Saund
-
Patent number: 8782295Abstract: A method and apparatus, such as multi-engine controller that can be used to control multiple data processing engines in a command based IO processing system, such as a storage controller, to solve to the problem of scaling the data processing rate to match the advances in the IO interface data rates, including a method of identifying dependencies among various tasks queued up in the system and scheduling tasks out-of-order to avoid head of line blocking, a method to buffer and reorder the completed tasks such that the task output order is the same as that in the input to the system.Type: GrantFiled: November 29, 2013Date of Patent: July 15, 2014Assignee: PMC-Sierra US, Inc.Inventors: Chetan Paragaonkar, Kuan Hua Tan
-
Patent number: 8782306Abstract: A method for queuing thread update buffers to enhance garbage collection. The method includes providing a global update buffer queue and a global array with slots for storing pointers to filled update buffers. The method includes with an application thread writing to the update buffer and, when filled, attempting to write the pointer for the update buffer to the global array. The array slot may be selected randomly or by use of a hash function. When the writing fails due to a non-null slot, the method includes operating the application thread to add the filled update buffer to the global update buffer queue. The method includes, with a garbage collector thread, inspecting the global array for non-null entries and, upon locating a pointer, claiming the filled update buffer. The method includes using the garbage collector thread to claim and process buffers added to the global update buffer queue.Type: GrantFiled: February 3, 2010Date of Patent: July 15, 2014Assignee: Oracle AmericaInventors: Antonios Printezis, Paul H. Hohensee
-
Patent number: 8782333Abstract: A data storage system comprising a plurality of buffers configured to store data, a read pointer to indicate a particular one of the plurality of buffers from which data should be read, and a write pointer to indicate a particular one of the plurality of buffers to which data should be written. The write pointer points at least one buffer ahead of the buffer to which the read pointer is pointing. An electronic system and a telecommunications system are further disclosed.Type: GrantFiled: July 16, 2012Date of Patent: July 15, 2014Assignee: Micron Technology, Inc.Inventor: Brian Johnson
-
Publication number: 20140195702Abstract: A method of operating a data compression circuit includes receiving and storing a plurality of data blocks until a cache is full and writing the data blocks that have been stored in the cache to a buffer memory when the cache is full. The method also includes performing forced literal/literal encoding on each of the data blocks regardless of repetitiveness of each data block when the cache is full.Type: ApplicationFiled: January 3, 2014Publication date: July 10, 2014Applicant: SAMSUNG ELECTRONICS CO., LTDInventors: Man Keun SEO, Dae Wook KIM, Hong Rak SON, Jun Jin KONG
-
Patent number: 8775699Abstract: A gasket of a data processing device controls the number of released storage locations of a buffer where read and write access requests are stored so that more read access requests can be stored without a corresponding increase in the amount of space at the buffer to store write access requests. An interface of the gasket accepts new access requests from one or more requesting modules only when a number of released storage locations at a buffer associated with the interface (referred to as an outbound buffer) is above a threshold number. As long as the number of stored access requests at the outbound buffer are less than a threshold amount, a buffer location can be immediately released. In addition, the gasket is configured to issue read access requests from the outbound buffer without regard to whether the inbound buffer has space available.Type: GrantFiled: March 1, 2011Date of Patent: July 8, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Thang Q. Nguyen, Gus P. Ikonomopoulos
-
Patent number: 8769170Abstract: Managing commands that have not been executed is simplified while maintaining a state in which real-time commands can be executed. A printer 2 has a write control unit 21A that writes received commands to a receive buffer 31, a command execution unit 21B that executes the written commands, and a real-time command execution unit 21C that executes written commands that are real-time commands. The printer 2 enters a full-buffer mode as needed by the capacity of available storage space in the receive buffer 31, and when in the full-buffer mode the write control unit 21A cyclically writes commands to an auxiliary space created in the receive buffer, and the real-time command execution unit 21C reads and executes real-time commands from the auxiliary space.Type: GrantFiled: September 16, 2011Date of Patent: July 1, 2014Assignee: Seiko Epson CorporationInventors: Masayo Miyasaka, Hidetoshi Masuda
-
Patent number: 8762602Abstract: An information handling system includes a multi-core processor that processes variable-length code (VLC) bitstream data. The bitstream data includes multiple codewords that the processor organizes into functionally common subsets. The processor includes a general purpose processor (GPU) and one or more special purpose processor (SPUs). An SPU of the processor may includes two SPU buffers. The processor first transfers bitstream data into GPU buffer memory and then populates the SPU buffers one after another with bitstream data. The SPU buffers may each include an overlap region that the SPU populates with the same bitstream data. The SPU parses the bitstream data in the SPU buffers in alternating fashion. The SPU may shift parsing from the one SPU buffer to the other SPU buffer when parsing reaches a subset boundary within an overlap region.Type: GrantFiled: July 22, 2008Date of Patent: June 24, 2014Assignee: International Business Machines CorporationInventors: Kuan Feng, Huo Ding Li, Xing S H Liu, Rong Yan, Yu Yuan, Sheng Xu
-
Patent number: 8756351Abstract: A tape drive, tape drive recording system, and method are provided for improving tape speed selection during data transfer. The tape drive includes a buffer, a tape for recording the data to be temporarily stored in the buffer, and a read head. The tape drive further includes a reading controller that initially sets a tape speed such that a drive transfer rate matches a host transfer rate as closely as possible and that drives the tape at the tape speed. To address backhitching caused by one or more host transfer halts, the reading controller subsequently adjusts the tape speed such that the drive transfer rate is lower than the host transfer rate by recalculating the host transfer rate in consideration of the host transfer and the host transfer halt and setting the tape speed such that the drive transfer rate matches the recalculated host transfer rate as closely as possible.Type: GrantFiled: July 27, 2012Date of Patent: June 17, 2014Assignee: International Business Machines CorporationInventors: Takashi Katagiri, Hirokazu Nakayama, Motoko Oe, Yutaka Oishi
-
Patent number: 8745287Abstract: A data transfer apparatus includes a virtual channel unit configured to time share a serial bus for a first virtual channel and a second virtual channel and include a buffering control unit configured to receive data via the first virtual channel and the second virtual channel, first and second receive buffers being configured to store the data received via the first virtual channel and the second virtual channel, respectively; and a switching unit configured to control storing the data received via the first virtual channel in the second receive buffer when the buffering control unit receives the data from another data transfer apparatus which is configured to use only the first virtual channel and the capacity of the first receive buffer is smaller than that of the second receive buffer.Type: GrantFiled: May 31, 2012Date of Patent: June 3, 2014Assignee: Ricoh Company, Ltd.Inventor: Tomohiro Shima
-
Patent number: 8745291Abstract: Inter-processor communication (IPC) apparatus and a method for providing communication between two processors having a shared memory, the IPC apparatus including an arbitrated bus coupling the processors to one another and to the memory, a buffer in the shared memory associated with each processor, and at least one pair of First In First Out hardware units (FIFOs) coupled to each processor, the FIFOs holding pointers to addresses in the buffer associated with that processor, wherein a first of the pair of FIFOs (an empty buffer FIFO) is configured to hold pointers to empty portions of the buffer while the second of the pair of FIFOs (a message FIFO) is configured to hold pointers to portions of the buffer having data therein.Type: GrantFiled: October 4, 2011Date of Patent: June 3, 2014Assignee: Qualcomm IncorporatedInventors: Meir Tsadik, Albert Yosher
-
Patent number: 8730981Abstract: Certain embodiments of the present invention provide for a system and method for preserving bandwidth in data networks. The method includes determining whether to perform functional redundancy processing for a current data set. Determining whether to perform functional redundancy processing for a current data set may be conducted according to redundancy rules. In performing functional redundancy processing, the method includes receiving a first data set and a second data set and storing the first data set in a queue. The method may also include determining whether the content of the first data set is functionally redundant to the content of said second data set. If the contents of the first data set are functionally redundant to the contents of the second data set, the method includes transmitting the first data set and dropping the second data set. Functionally redundant messages are dropped prior to transmission, optimizing bandwidth.Type: GrantFiled: June 20, 2006Date of Patent: May 20, 2014Assignee: Harris CorporationInventors: Donald L. Smith, Anthony P. Galluscio, Robert J. Knazik
-
Publication number: 20140129745Abstract: A First-in First-out (FIFO) memory comprising a latch array and a RAM array, the latch array being assigned higher priority to receive data than the RAM array. Incoming data are pushed into the latch array while the latch array has vacancies. Upon the latch array becoming empty, incoming data are pushed into the RAM array during a spill-over period. The RAM array may comprise two spill regions with only one active to receive data at a spill-over period. The allocation of data among the latch array and the spill regions of the RAM array can be transparent to external logic.Type: ApplicationFiled: November 8, 2012Publication date: May 8, 2014Applicant: NVIDIA CORPORATIONInventor: Robert A. Alfieri
-
Patent number: 8719479Abstract: A method and system are disclosed for network adaptor optimization and interrupt reduction. The method may also build an outbound buffer list based on outgoing data and add the outgoing data to an outbound buffer queue. Furthermore, the method may set a buffer state from an empty state to a primed state to indicate that the outgoing data is prepared for transmitting and signal a network adaptor with a notification signal.Type: GrantFiled: February 12, 2013Date of Patent: May 6, 2014Assignee: International Business Machines CorporationInventors: Maurice Isrel, Jr., Bruce H. Ratcliff, Jerry W. Stevens, Edward Zebrowski, Jr.
-
Publication number: 20140115201Abstract: Embodiments of the present invention relate to a signal order-preserving method and apparatus. When data of a request signal that comes from a corresponding first upstream device is written into a first first input first output (FIFO) memory, invalid data is written into a second FIFO memory corresponding to a second upstream device in a same clock cycle; and the data of the request signal is read from the first FIFO memory, the invalid data is read from the second FIFO memory, the invalid data is discarded, and the data of the request signal is conveyed to a downstream device. Through the signal order-preserving method and apparatus in the embodiments of the present invention, the coupling extent between devices on which there is an order-preserving requirement is reduced while signal order-preserving is achieved.Type: ApplicationFiled: December 30, 2013Publication date: April 24, 2014Applicant: Huawei Technologies Co., Ltd.Inventors: Chunlei Fan, Zhuo Chen, Renjie Qu
-
Patent number: 8706939Abstract: In an information-processing apparatus including a plurality of modules and a first arbiter which arbitrates bus-access requests of the plurality of modules, at least one of the plurality of modules includes a plurality of submodules and a second arbiter which arbitrates bus-access requests of the plurality of submodules and transmits at least one of the bus-access requests of the plurality of submodules to the first arbiter.Type: GrantFiled: November 23, 2011Date of Patent: April 22, 2014Assignee: Canon Kabushiki KaishaInventor: Hisashi Ishikawa
-
Patent number: 8706900Abstract: A storage server in a distributed content storage and access system provides a mechanism for dynamically establishing storage resources, such as buffers, with specified semantic models. For example, the semantic models support distributed control of single buffering and double buffering during a content transfer that makes use of the buffer for intermediate storage. In some examples, a method includes examining characteristics associated with a desired transfer of data, such as a unit of content, and then selecting characteristics of a first storage resource based on results of the examining. The desired transfer of the data is then affected to use the first storage resource element.Type: GrantFiled: July 10, 2008Date of Patent: April 22, 2014Assignee: Juniper Networks, Inc.Inventors: David C. Carver, Branko J. Gerovac
-
Patent number: 8706926Abstract: A hard disk controller (HDC) of a hard disk drive (HDD) includes an encoder module, a buffer manager module, N first-in first-out (FIFO) modules, and N read channel modules, where N is an integer greater than 1. The encoder module is configured to encode data received from a host and to generate P units of encoded data, where P is an integer greater than 1. The buffer manager module is configured to store the P units of encoded data in a buffer, retrieve N of the P units from the buffer, and output the N units in parallel. The N FIFO modules are configured to receive the N units in parallel from the buffer manager. The N read channel modules are configured to receive the N units from the N FIFO modules in parallel, respectively, and to output the N units to a magnetic medium of the HDD.Type: GrantFiled: October 15, 2009Date of Patent: April 22, 2014Assignee: Marvell World Trade Ltd.Inventors: Tony Yoon, Siu-Hung Fred Au
-
Patent number: 8694194Abstract: Systems and methods for providing a vehicular navigation control are disclosed herein. Some embodiments include a navigation system and a vehicle with a vehicle control module (VCM), a navigation control module (NCM), and a navigation control interface, where the VCM receives a manual command from an operator to implement a manual control function. In some embodiments the NCM receives an automatic command from the navigation system to implement an automatic control function via the VCM and the navigation control interface directly connects the VCM and the NCM to facilitate communication between the VCM and NCM for implementing automatic mode and for reporting implementation of a manual mode.Type: GrantFiled: September 25, 2012Date of Patent: April 8, 2014Assignee: Crown Equipment CorporationInventors: Lucas B. Waltz, Bing Zheng, Thomas L. Mallak, Steve Mangette
-
Publication number: 20140095744Abstract: A transfer control circuit stores data in a FIFO memory, outputs data in the FIFO memory in response to a data request signal, and outputs a state signal in accordance with an amount of stored data in the FIFO memory. An output data generating unit outputs image data having a horizontal image size in accordance with a horizontal count value and a horizontal synchronizing signal, and thereafter, outputs blank data. When the state signal indicates that the FIFO memory is in a “EMPTY” or “MODERATE” storage state, a blank control unit outputs a blank addition signal until the FIFO memory changes to a “FULL” storage state.Type: ApplicationFiled: August 27, 2013Publication date: April 3, 2014Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventor: Yuji YOSHIDA
-
Publication number: 20140095745Abstract: A buffer device includes a plurality of input ports, a plurality of first in, first out (FIFO) buffers on which information input from the plurality of input ports is written, respectively, and at least one output port, an input switch unit that writes input information on a write target buffer selected from a predetermined buffer group based on information indicating a write position in the buffers of the buffer group and switches the write target buffer to another buffer in the buffer group according to the information indicating the write position, when the information is input from the input ports assigned to the predetermined buffer group among the plurality of buffers, and an output controller that reads information from a read target buffer selected based on information indicating a read position in the buffers of the buffer group and outputs the read information to the output port.Type: ApplicationFiled: December 3, 2013Publication date: April 3, 2014Applicant: FUJITSU LIMITEDInventor: Jun KAWAHARA
-
Publication number: 20140075059Abstract: System and method for hardware implemented accumulation of waveform data. A digitizer is provided that includes first and second memory banks. A first waveform is stored in chunks alternating between successive buffers in the first and second memory banks, and concurrently, the first and second chunks may be transferred to first and second FIFOs, respectively, which may be accumulated with respective first and second chunks of a second waveform into the first and second memory banks. This process may be repeated for respective successive pairs of the first and second waveforms, where the first and second memory banks and FIFOs are used in an alternating manner, and further, to accumulate additional waveforms, where previously stored (and accumulated) waveform data are accumulated chunkwise with successive additional waveform data, and where at least some of the accumulation is performed concurrently with waveform data transfers to and from the memory banks and FIFOs.Type: ApplicationFiled: September 13, 2013Publication date: March 13, 2014Applicant: NATIONAL INSTRUMENTS CORPORATIONInventor: Rafael Castro Scorsi