Access Timing Patents (Class 711/167)
  • Patent number: 11620234
    Abstract: Aspects of a storage device including a memory and a controller are provided that allow for storage of tags identifying data types and sequence numbers with data to facilitate data recovery and system integrity checks following a power failure or other system failure event. The controller is configured during a write operation to include a tag in the data identifying the data type as a host write, a recycle write, or another internal write. Following a system failure event, the controller is configured to read the tags to identify the data type in the write. Based on the tags, the controller is configured to properly rebuild or update a logical-to-physical (L2P) table of the storage device to assign correct logical addresses to the most recent data during data recovery, as well as to verify correct logical addresses during system integrity checks.
    Type: Grant
    Filed: June 29, 2020
    Date of Patent: April 4, 2023
    Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.
    Inventors: Mark J. Dancho, Robert Ellis, Kevin O'Toole
  • Patent number: 11620088
    Abstract: The present disclosure includes apparatuses and methods related to dual speed memory. A memory module can include a number of memory devices that coupled to a host via a number of first ports and coupled to a controller via a number of second ports. The memory module can be configured to transfer data on the first number of ports at a first clock speed and transfer data on the second number of ports at a second clock speed.
    Type: Grant
    Filed: May 6, 2021
    Date of Patent: April 4, 2023
    Assignee: Micron Technology, Inc.
    Inventors: Frank F. Ross, Matthew A. Prather
  • Patent number: 11614893
    Abstract: A first set of physical units of a storage device of a storage system is selected for performance of low latency access operations, wherein other access operations are performed by remaining physical units of the storage device. A determination as to whether a triggering event has occurred that causes a selection of a new set of physical units of the storage device for the performance of low latency access operations is made. A second set of physical units of the storage device is selected for the performance of low latency access operations upon determining that the triggering event has occurred.
    Type: Grant
    Filed: January 27, 2021
    Date of Patent: March 28, 2023
    Assignee: PURE STORAGE, INC.
    Inventors: Hari Kannan, Boris Feigin, Ying Gao, John Colgrove
  • Patent number: 11586563
    Abstract: A processor distributes memory timing parameters and data among different memory modules based upon memory access patterns. The memory access patterns indicate different types, or classes, of data for an executing workload, with each class associated with different memory access characteristics, such as different row buffer hit rate levels, different frequencies of access, different criticalities, and the like. The processor assigns each memory module to a data class and sets the memory timing parameters for each memory module according to the module's assigned data class, thereby tailoring the memory timing parameters for efficient access of the corresponding data.
    Type: Grant
    Filed: December 22, 2020
    Date of Patent: February 21, 2023
    Assignee: Advanced Micro Devices, Inc.
    Inventors: Max Ruttenberg, Vendula Venkata Srikant Bharadwaj, Yasuko Eckert, Anthony Gutierrez, Mark H. Oskin
  • Patent number: 11586647
    Abstract: A massively parallel database management system includes an index store and a payload store including a set of storage systems of different temperatures. Both the index store and the storage system each include a list of clusters. Each cluster includes a set of nodes with storage devices forming a group of segments. Nodes and clusters are connected over high speed links. Each cluster receives data and splits the data into data rows based on a predetermined size. The data rows are randomly and evenly distributed between all nodes of the cluster.
    Type: Grant
    Filed: October 2, 2017
    Date of Patent: February 21, 2023
    Assignee: OCIENT, INC.
    Inventors: George Kondiles, Rhett Colin Starr, Joseph Jablonski
  • Patent number: 11580016
    Abstract: A host system can be queried to determine whether new data has been received based on a first time interval. After completion of the first time interval, a determination can be made as to whether the new data has been received and whether a portion of the new data was not stored. In response to the portion of the new data not being stored, the host system can be queried to determine whether subsequent data has been received based on a second time interval where the second time interval is different from first time interval.
    Type: Grant
    Filed: August 30, 2019
    Date of Patent: February 14, 2023
    Assignee: Micron Technology, Inc.
    Inventors: Poorna Kale, Christopher J. Bueb, Ashok Sahoo
  • Patent number: 11574665
    Abstract: Methods, systems, and devices for timing chains for accessing memory cells are described to implement some delays at logic circuitry under an array of memory cells. The memory array logic may represent CMOS under array logic circuitry. A bank group logic may generate a first memory operation and a longer delay corresponding to a timing between the first operation and a second operation. The first operation may represent an access operation, a precharging operation, or the like. The memory array logic may be signaled regarding the first operation and may generate one or more smaller delays associated with one or more sub-operations of the first operation. The smaller delays may be tunable, which may support a memory device or controller to implement operations or sub-operations with different timings based on different processes, different memory cell characteristics, or different temperatures, among other examples.
    Type: Grant
    Filed: September 3, 2021
    Date of Patent: February 7, 2023
    Assignee: Micron Technology, Inc.
    Inventor: Eric Carman
  • Patent number: 11569444
    Abstract: An embodiment of the invention may include a first electrode, a second electrode, and a multi-level nonvolatile electrochemical cell located between the first electrode and second electrode. The multi-level nonvolatile electrochemical cell may have a read path and a write path through the cell, where the read path and the write path are different.
    Type: Grant
    Filed: March 30, 2021
    Date of Patent: January 31, 2023
    Assignee: International Business Machines Corporation
    Inventor: John Rozen
  • Patent number: 11568927
    Abstract: An embodiment of the invention may include a memory structure. The memory structure may include a first terminal connected to a first contact. The memory structure may include a second terminal connected to a second contact and a third contact. The memory structure may include a multi-level nonvolatile electrochemical cell having a variable resistance channel and a programming gate. The memory structure may include the first contact and second contact connected to the variable resistance channel. The memory structure may include the third contact is connected to the programming gate. This may enable decoupled read-write operations of the device.
    Type: Grant
    Filed: March 30, 2021
    Date of Patent: January 31, 2023
    Assignee: International Business Machines Corporation
    Inventors: John Rozen, Seyoung Kim, Paul Michael Solomon
  • Patent number: 11563698
    Abstract: Embodiments of the invention include methods for handling packets in a communications network. In one embodiment, a method is implemented in an electronic device. The method includes at a first end of a queue in the electronic device, determining admission of a first packet to the first end of the queue based on a length of the first packet, where when the admission of the first packet would cause the queue to become full, the admission is further based on a packet value of the first packet and a data structure tracking packet value distribution of packets in the queue. The method further includes at a second end of the queue, dropping a second packet from the second end of the queue when the second packet's corresponding packet value is marked as to be dropped in the data structure upon admitting packets to the first end of the queue.
    Type: Grant
    Filed: November 30, 2017
    Date of Patent: January 24, 2023
    Assignee: Telefonaktiebolaget LM Ericsson (publ)
    Inventors: Csaba Keszei, Szilveszter Nádas, Zoltan Kiss
  • Patent number: 11550744
    Abstract: In accordance with an embodiment, an electronic device includes: an interrupt controller having an input for receiving a controller clock signal, and an output, the interrupt controller configured to deliver an output interrupt signal on the output when the controller clock signal is active, and a control circuit comprising, an input interface for receiving at least one interrupt signal from at least one item of equipment external to the device, a clock input for receiving an external clock signal, and a first controller connected to the input interface and to the clock input, the first controller configured to automatically generate the controller clock signal from the external clock signal from when the at least one interrupt signal is asserted until a delivery of a corresponding output interrupt signal.
    Type: Grant
    Filed: April 13, 2021
    Date of Patent: January 10, 2023
    Assignees: STMicroelectronics (Alps) SAS, STMicroelectronics (Grenoble 2) SAS
    Inventors: Jawad Benhammadi, Sylvain Meyer
  • Patent number: 11537500
    Abstract: Various implementations described herein are directed to technologies for providing error detection for a disk drive of a digital video recorder (DVR). Access data is measured according to a degree of usage of a disk drive of a DVR. The access data is stored. The stored access data is analyzed to detect performance degradation of the disk drive.
    Type: Grant
    Filed: May 5, 2017
    Date of Patent: December 27, 2022
    Assignee: ARRIS Enterprises LLC
    Inventor: David Harold Grant
  • Patent number: 11503141
    Abstract: Some embodiments provide a network forwarding integrated circuit (IC) that includes at least one packet processing pipeline. The packet processing pipeline includes multiple match-action stages, at least one of which includes a stateful processing unit that operates at a line rate of the network forwarding IC. The stateful processing unit is configured to receive data stored in a memory location associated with a stateful table of the match-action stage. The data includes a set of values. The stateful processing unit is further configured to identify one of a maximum value and a minimum value from the set of values, and to output the identified value for use by a next match-action stage.
    Type: Grant
    Filed: December 7, 2017
    Date of Patent: November 15, 2022
    Assignee: Barefoot Networks, Inc.
    Inventors: Jay Evan Scott Peterson, Michael Gregory Ferrara, Patrick Bosshart, Changhoon Kim, Remy Chang
  • Patent number: 11501820
    Abstract: A method and apparatus for selective reference voltage calibration in a memory subsystem is disclosed. A memory subsystem includes a memory coupled to a memory controller. The memory controller may operate in one of a number of different performance states. The memory controller further includes a calibration circuit configured to perform reference voltage calibrations for the various ones of the performance states to determine corresponding reference voltages. For a performance state change from an initial performance state to a final performance state, via an intermediate performance state, the memory controller is configured to transition to the intermediate performance state without causing the calibration circuit to perform a reference voltage calibration in that state. Thereafter, the memory controller transitions to the final performance state.
    Type: Grant
    Filed: February 22, 2021
    Date of Patent: November 15, 2022
    Assignee: Apple Inc.
    Inventors: Robert E. Jeter, Kai Lun Hsiung, Rakesh L. Notani, Venkata Ramana Malladi, John H. Kelm, Taehyun Kim
  • Patent number: 11494113
    Abstract: The invention introduces a non-transitory computer program product for scheduling execution of host commands when executed by a processing unit of a flash controller. Space of a random access memory of the flash controller is allocated for a first queue and a second queue, and the first queue stores the host commands issued by a host side in an order of time when the host commands arrive to the flash controller. The non-transitory computer program product includes program code to: migrate one or more host write commands from the top of the first queue to the second queue in an order of time when the host write commands arrive to the flash controller until the top of the first queue stores a host read command; fetch the host read command from the top of the first queue; execute the host read command to read user data from a flash module; and reply to the host side with the user data.
    Type: Grant
    Filed: December 15, 2020
    Date of Patent: November 8, 2022
    Assignee: SILICON MOTION, INC.
    Inventors: Shou-Wei Lee, Chun-Chieh Kuo, Hsueh-Chun Fu
  • Patent number: 11476315
    Abstract: A pixel includes a pixel circuit and an organic light emitting diode. The pixel circuit has first, second, third, and fourth transistors. The first transistor controls an amount of current flowing from a first driving power supply coupled to a first node to a second driving power supply through the organic light emitting diode. The turns on when a scan signal is supplied to a first scan line. The third transistor turns on when a scan signal is supplied to a second scan line. The fourth transistor turns on when a scan signal is supplied to a third scan line. The first transistor is a p-type Low Temperature Poly-Silicon thin film transistor and the third transistor and the fourth transistor are n-type oxide semiconductor thin film transistors.
    Type: Grant
    Filed: February 19, 2021
    Date of Patent: October 18, 2022
    Assignee: SAMSUNG DISPLAY CO., LTD.
    Inventors: Ji Hyun Ka, Han Sung Bae, Won Kyu Kwak
  • Patent number: 11442878
    Abstract: A memory sequencer system for external memory protocols including a control center and a microcontroller; a control center network-on-chip having nodes connected point-to-point to synchronize and co-ordinate communication; whereby a command and address sequencer to generate command, control and address commands for specific memory protocols; and at least one data sequencer to generate pseudo-random or deterministic data patterns for each byte lane of a memory interface; wherein said command and address sequencer and said data sequencer are chained to form complex address and data sequences for memory interface training, calibrating and debugging; wherein said control center network-on-chip interconnecting the control center with said command and address sequencer and data sequencer to provide firmware controllability.
    Type: Grant
    Filed: February 6, 2021
    Date of Patent: September 13, 2022
    Assignee: SKYECHIP SDN BHD
    Inventors: Chee Hak Teh, Soon Chieh Lim
  • Patent number: 11423015
    Abstract: Disclosed herein are methods, systems, and apparatus, including computer programs encoded on computer storage devices, for processing data requests. One of the methods include receiving, by a storage system, a processing request of data of a distributive ledger system. Types of the data of the distributive ledger system include block data, transaction data, state data, and index data. The storage system determines a type of the data among the types of the data of the distributive ledger system, and applies a type of a processing engine specified for processing the type of the data.
    Type: Grant
    Filed: December 12, 2019
    Date of Patent: August 23, 2022
    Assignee: Advanced New Technologies Co., Ltd.
    Inventor: Shikun Tian
  • Patent number: 11392316
    Abstract: A method for writing data to memory that provides for generation of a predicate to disable a portion of the elements so that only the enabled elements are written to memory. Such a method may be employed to write multi-dimensional data to memory and/or may be used with a streaming address generator.
    Type: Grant
    Filed: May 24, 2019
    Date of Patent: July 19, 2022
    Assignee: TEXAS INSTRUMENTS INCORPORATED
    Inventors: Timothy David Anderson, Duc Quang Bui, Joseph Zbiciak, Sahithi Krishna, Soujanya Narnur, Alan Davis
  • Patent number: 11394768
    Abstract: A network interface device having an FPGA for providing an FPGA application. A first interface between a host computing device and the FPGA application is provided, allowing the FPGA application to make use of data-path operations provided by a transport engine on the network interface device, as well as communicate with the host. The FPGA application sends and receives data with the host via a memory that is memory mapped to a shared memory location in the host computing device, whilst the transport engine sends and receives data packets with the host via a second memory. A second interface is provided to interface the FPGA application and transport engine with the network, wherein the second interface is configured to back-pressure the transport engine.
    Type: Grant
    Filed: May 14, 2020
    Date of Patent: July 19, 2022
    Assignee: Xilinx, Inc.
    Inventors: Steven L. Pope, Derek Roberts, David J. Riddoch
  • Patent number: 11392397
    Abstract: A state management server applies configuration information to a set of virtual computer system instances in accordance with one or more limitations specified by an administrator. In an embodiment, the limitations include a velocity parameter that limits the number of virtual computer system instances to which the configuration may be applied concurrently. In an embodiment, the limitations include an error threshold that stops the application of the configuration if the number of configuration failures meets or exceeds the error threshold. In an embodiment, the set of virtual computer systems is identified by providing a list of the individual virtual computer system instances, or by specifying one or more tags that are associated with the virtual computer systems in the set. In an embodiment, the administrator is able to specify that an association be applied according to a predetermined schedule.
    Type: Grant
    Filed: May 4, 2020
    Date of Patent: July 19, 2022
    Assignee: Amazon Technologies, Inc.
    Inventors: Samuel Seung Keun Carl, Amjad Hussain, Upender Sandadi, Anupam Shrivastava
  • Patent number: 11360819
    Abstract: A method for data management is provided. The method comprises: storing the plurality of items in a contiguous space within the memory, executing an instruction containing an address and a size that together identify the contiguous space to transmit the plurality of items from the main memory to a random-access memory (RAM) on a chip, and the chip includes a computing unit comprising a plurality of multipliers; and instructing the computing unit on the chip to: retrieve multiple of the plurality of items from the RAM; and perform a plurality of parallel operations using the plurality of multipliers with the multiple items to yield output data.
    Type: Grant
    Filed: March 6, 2019
    Date of Patent: June 14, 2022
    Assignee: BEIJING HORIZON INFORMATION TECHNOLOGY CO. LTD
    Inventors: Chang Huang, Liang Chen, Kun Ling, Feng Zhou
  • Patent number: 11360952
    Abstract: A system is configured for managing data migration from a legacy platform to a target platform is disclosed. The system determines relevant data for the data migration. The system determines frequently used relevant data, where the relevant data is determined to be frequently used when the relevant data is used more than an occurrence threshold number in a particular time period by the legacy platform. The system assigns a migration priority to the frequently used relevant data based on its frequency of occurrence. The system migrates the frequently used relevant data from the legacy platform to the target platform.
    Type: Grant
    Filed: August 3, 2020
    Date of Patent: June 14, 2022
    Assignee: Bank of America Corporation
    Inventors: Shashikant Sadashiv Jadhav, Amit Sarjerao Shinde
  • Patent number: 11349716
    Abstract: In various embodiments, a device classification service makes a determination that an endpoint device in a network is eligible for expedited device classification based on a policy. The device classification service obtains, after making the determination that the endpoint device in the network is eligible for expedited device classification, telemetry data regarding the endpoint device generated by actively probing the endpoint device. The device classification service determines whether the telemetry data regarding the endpoint device matches any existing device classification rules. The device classification service generates, based on the telemetry data, a device classification rule that assigns a device type to the endpoint device, when the telemetry data does not match any existing device classification rules.
    Type: Grant
    Filed: May 20, 2020
    Date of Patent: May 31, 2022
    Assignee: Cisco Technology, Inc.
    Inventors: Jean-Philippe Vasseur, Grégory Mermoud, Pierre-André Savalle, David Tedaldi
  • Patent number: 11342011
    Abstract: Inventive concepts relates to a semiconductor memory device. The semiconductor memory device may include a first buffer configured to receive a first signal, a second buffer configured to receive a second signal, a detector configured to compare a first phase of the first signal received by the first buffer to a second phase of the second signal received by the second buffer and to generate a detection signal, and a corrector activated or inactivated in response to a detection signal. The corrector may be configured to correct the first signal received by the first buffer and the second signal received by the second buffer, when the corrector is activated in response to the detection signal.
    Type: Grant
    Filed: September 4, 2020
    Date of Patent: May 24, 2022
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Hun-Dae Choi, Hwapyong Kim
  • Patent number: 11341067
    Abstract: A memory system includes a memory controller coupled to multiple memory devices. Each memory device includes an oscillator that generates an internal reference signal that oscillates at a frequency that is a function of physical device structures within the memory device. The frequencies of the internal reference signals are thus device specific. Each memory device develops a shared reference signal from its internal reference signal and communicates the shared reference signal to the common memory controller. The memory controller uses the shared reference signals to recover device-specific frequency information from each memory device, and then communicates with each memory device at a frequency compatible with the corresponding internal reference signal.
    Type: Grant
    Filed: August 7, 2020
    Date of Patent: May 24, 2022
    Assignee: Rambus Inc.
    Inventors: Scott C. Best, Ian Shaeffer
  • Patent number: 11320986
    Abstract: A distribution of response times of a storage system can be estimated for a proposed workload using a trained learning process. Collections of information about operational characteristics of multiple storage systems are obtained, in which each collection includes parameters describing the configuration of the storage system that was used to create the collection, workload characteristics describing features of the workload that the storage system processed, and storage system response times. For each collection, workload characteristics are aggregated, and the storage system response information is used to train a probabilistic mixture model. The aggregated workload information, storage system characteristics, and probabilistic mixture model parameters of the collections form training examples that are used to train the learning process.
    Type: Grant
    Filed: January 20, 2020
    Date of Patent: May 3, 2022
    Assignee: Dell Products, L.P.
    Inventors: Paulo Abelha Ferreira, Adriana Bechara Prado, Pablo Nascimento da Silva
  • Patent number: 11321258
    Abstract: An integrated circuit includes a specific pin, an output circuit, a voltage detector, and a controller. The output circuit is coupled to the specific pin. The voltage detector obtains a detection voltage value from the specific pin. In response to an alert request, the controller provides a control signal to the output circuit based on the detection voltage value, so as to selectively control the output circuit to transmit the alert signal to the specific pin. When the control signal instructs the integrated circuit to operate in a blocking mode, the output circuit blocks the alert signal from being transmitted to the specific pin. When the control signal instructs the integrated circuit to operate in a transmission mode, the output circuit transmits the alert signal to the specific pin.
    Type: Grant
    Filed: September 2, 2020
    Date of Patent: May 3, 2022
    Assignee: NUVOTON TECHNOLOGY CORPORATION
    Inventors: Kang-Fu Chiu, Chih-Hung Huang, Chun-Wei Chiu, Hao-Yang Chang
  • Patent number: 11314669
    Abstract: Memory controllers, devices, modules, systems and associated methods are disclosed. In one embodiment, a memory controller is disclosed. The memory controller includes write queue logic that has first storage to temporarily store signal components of a write operation. The signal components include an address and write data. A transfer interface issues the signal components of the write operation to a bank of a storage class memory (SCM) device and generates a time value. The time value represents a minimum time interval after which a subsequent write operation can be issued to the bank. The write queue logic includes an issue queue to store the address and the time value for a duration corresponding to the time value.
    Type: Grant
    Filed: October 22, 2019
    Date of Patent: April 26, 2022
    Assignee: Rambus Inc.
    Inventors: Frederick A. Ware, Brent Haukness
  • Patent number: 11294629
    Abstract: A semiconductor device includes an arithmetic circuit executing an arithmetic operation regarding input data, and a control circuit causing the arithmetic circuit to execute an arithmetic operation regarding first data that is an arithmetic operation target of an arithmetic command when the arithmetic command is included in a supplied command sequence, and causing the arithmetic circuit to execute an arithmetic operation regarding second data different from the first data when an arithmetic command is not included in the command sequence and the command sequence is in a specific state.
    Type: Grant
    Filed: May 16, 2019
    Date of Patent: April 5, 2022
    Assignee: FUJITSU LIMITED
    Inventor: Yoshiteru Ohnuki
  • Patent number: 11281402
    Abstract: A memory management method. The memory management method includes: receiving a command from a host system; sending a command sequence corresponding to the command to a rewritable non-volatile memory module; determining a delay time; and sending a plurality of polling commands to the rewritable non-volatile memory module after the delay time.
    Type: Grant
    Filed: January 22, 2020
    Date of Patent: March 22, 2022
    Assignee: Hefei Core Storage Electronic Limited
    Inventors: Qi-Ao Zhu, Jing Zhang, Wan-Jun Hong, Ya-Lin Zhu, Tong-Jin Liu
  • Patent number: 11270981
    Abstract: According to one embodiment, a memory device includes: a first chip including a first circuit, first and second terminals; a second chip including a second circuit and a third terminal; and an interface chip including first and second voltage generators. The first chip is between the second chip and the interface chip. The first terminal is connected between the first circuit and the first voltage generator. A third end of the second terminal is connected to the third terminal and a fourth end of the second terminal is connected to the second voltage generator. A fifth end of the third terminal is connected to the second circuit and a sixth end of the third terminal is connected to the second voltage generator via the second terminal. The third end overlaps with the sixth end, without overlapping with the fourth end.
    Type: Grant
    Filed: September 17, 2020
    Date of Patent: March 8, 2022
    Assignee: KIOXIA CORPORATION
    Inventors: Mikihiko Ito, Masaru Koyanagi, Masafumi Nakatani, Shinya Okuno, Shigeki Nagasaka, Masahiro Yoshihara, Akira Umezawa, Satoshi Tsukiyama, Kazushige Kawasaki
  • Patent number: 11264062
    Abstract: An electronic device includes an operation control circuit and an input data generation circuit. The operation control circuit generates a detection signal and an internal masking signal based on a masking signal and data during a write operation. The input data generation circuit converts input data based on the internal masking signal to generate converted data. In addition, the input data generation circuit selects and outputs either the converted data or drive data as the input data, which are input to a data storage circuit, based on the detection signal.
    Type: Grant
    Filed: September 10, 2020
    Date of Patent: March 1, 2022
    Assignee: SK hynix Inc.
    Inventor: Jeong Jun Lee
  • Patent number: 11256621
    Abstract: A data storage system can optimize deterministic window operation of a data storage system where a host is connected to a data storage device via a system module having at least two controller inputs. A data access request can be stored in a first cache by the system module prior to analyzing an operational parameter of the system and generating a cache strategy that is directed to optimizing execution of the data access request with the two controller inputs during a deterministic window between the host and data storage device. The data of the data access request can be proactively moved to a second cache in accordance with the cache strategy to optimize the deterministic window performance.
    Type: Grant
    Filed: June 25, 2019
    Date of Patent: February 22, 2022
    Inventor: Yalan Liu
  • Patent number: 11249531
    Abstract: According to one embodiment, an apparatus is disclosed. The apparatus includes a memory device having a device identification, The apparatus further includes a low power wake circuit configured to receive a low power wake signal and an identification information, and further configured to initiate a transition of the memory device from a low power state to an active state responsive to an active low power wake signal and the wake identification information matching the device identifier.
    Type: Grant
    Filed: September 25, 2019
    Date of Patent: February 15, 2022
    Assignee: Micron Technology, Inc.
    Inventors: Rajesh Sundaram, William Low, Sowmiya Jayachandran
  • Patent number: 11232847
    Abstract: Methods, devices, and systems for testing a number of combinations of memory in a computer system. A modular memory device is installed in a memory channel in communication with a processor. The modular memory device includes a number of memory storage devices. The number of memory storage devices include a number of pins. A subset of the number of memory storage devices is selected. A subset of the plurality of pins which do not correspond to the subset of the number of memory storage devices and are not part of a memory map of the computer system is selected. Each pin of the subset of the plurality of pins configured with a termination impedance. The subset of the number of memory storage devices is tested.
    Type: Grant
    Filed: September 20, 2019
    Date of Patent: January 25, 2022
    Assignee: Advanced Micro Devices, Inc.
    Inventors: Glennis Eliagh Covington, Benjamin Lyle Winston, Santha Kumar Parameswaran, Shannon T. Kesner
  • Patent number: 11221791
    Abstract: A memory management method, a memory storage device and a memory control circuit unit are disclosed. The method includes: receiving a first write command from a host system; instructing a rewritable non-volatile memory module to perform a first write operation according to the first write command; obtaining first performance information corresponding to the first write operation; and updating threshold information according to the first performance information, wherein the threshold information is configured to determine a type of target data.
    Type: Grant
    Filed: August 22, 2019
    Date of Patent: January 11, 2022
    Assignee: Hefei Core Storage Electronic Limited
    Inventors: Qi-Ao Zhu, Jing Zhang, Xin Wang, Kai-Di Zhu
  • Patent number: 11205462
    Abstract: A read signal generator generates read signals to control read operations of a memory array. The read signal generator can be selectively controlled to generate an oscillating signal having a period that corresponds to a feature one of the read signals. The oscillating signal is passed to a frequency divider that divides the oscillating signal and provides the divided oscillating signal to an output pad. The frequency of the oscillating signal can be measured at the output pad. The frequency of the oscillating signal, and the duration of the read signal feature can be calculated from the frequency of the oscillating signal. The read signal feature can then be adjusted if needed.
    Type: Grant
    Filed: September 2, 2020
    Date of Patent: December 21, 2021
    Assignees: STMicroelectronics International N.V., STMicroelectronics S.R.L.
    Inventors: Vivek Tyagi, Vikas Rana, Chantal Auricchio, Laura Capecchi
  • Patent number: 11194409
    Abstract: The present invention relates to a display apparatus for transmitting content data and a control method thereof. In particular, the present invention relates to a display apparatus for transmitting data of a content of an electronic device by using an electronic pen and a method thereof. In particular, a data sharing method of the display apparatus comprises the steps of: displaying a content; when one of objects included in the content is selected by an electronic pen, identifying a size of data corresponding to the selected object; and transmitting the data through the electronic pen when the size of the data is smaller than or equal to storage capacity of the electronic pen, or transmitting identification information on the data and access information of the display apparatus through the electronic pen when the size of the data exceeds the storage capacity of the electronic pen.
    Type: Grant
    Filed: January 28, 2019
    Date of Patent: December 7, 2021
    Assignee: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: Md. Mahmud Muntakim Khan, Faisal Khan, M. Shaykat Shuva
  • Patent number: 11190169
    Abstract: A latch circuit includes a latch clock generator configured to generate a latched clock signal based on a clock signal and a first enable signal, and an input latch coupled to the latch clock generator to receive the latched clock signal. The input latch is configured to generate a latched output signal based on the latched clock signal and an input signal. In response to the first enable signal having a disabling logic level, the latch clock generator is configured to set a logic level of the latched clock signal to a corresponding disabling logic level, regardless of the clock signal.
    Type: Grant
    Filed: February 20, 2020
    Date of Patent: November 30, 2021
    Assignees: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., TSMC CHINA COMPANY, LIMIIED
    Inventors: XiuLi Yang, Kuan Cheng, He-Zhou Wan, Ching-Wei Wu, Wenchao Hao
  • Patent number: 11182090
    Abstract: Methods, systems, and devices for performing data migration operations using a memory system are described. The memory system may include a component, such as a controller, for facilitating a transfer of data between a first memory device that may implement a first memory technology (e.g., having a relatively fast access speed) and a second memory device that may implement a second memory technology (e.g., having a relatively large capacity). The component may receive an indication of the data migration operation from a host device and may initiate a transfer of data between the first and second memory devices. The controller may include one or more buffers to store data being transferred between the first and second memory devices. In some cases, the transfer of data between the first and second memory devices may occur within the memory system and without being transferred through the host device.
    Type: Grant
    Filed: November 19, 2018
    Date of Patent: November 23, 2021
    Assignee: Micron Technology, Inc.
    Inventors: Robert M. Walker, Paul Rosenfeld, Patrick A. La Fratta
  • Patent number: 11145353
    Abstract: Systems and methods are provided that include an interamble data strobe (DQS) counter configured to count cycles between write operations. The interamble DQS counter includes a decision feedback equalizer (DFE) reset mask circuit configured to generate a DFE reset enable signal and a DFE reset timing generator configured to generate timing signals for the DFE reset. The systems and methods also include a DFE reset generator configured to receive the DFE reset enable signal and the timing signals from the interamble DQS counter, to use the DFE reset enable signal and the timing signals to generate DFE reset signals for a plurality of DQS phases; and to transmit the DFE reset signals to the plurality of DQS phases.
    Type: Grant
    Filed: April 9, 2020
    Date of Patent: October 12, 2021
    Assignee: Micron Technology, Inc.
    Inventors: William Chad Waldrop, Daniel B. Penney
  • Patent number: 11140219
    Abstract: A system, method, and machine-readable storage medium for providing a quality of service (QoS) recommendation to a client to modify a QoS setting are provided. In some embodiments, a set of volumes of a plurality of volumes may be determined. Each volume of the set of volumes may satisfy a first QoS setting assigned to the volume and a second QoS setting assigned to the volume. The plurality of volumes may reside in a common cluster and may be accessed by the client. Additionally, a subset of the set of volumes may be determined. Each volume of the subset may satisfy an upper bound of a range based on a minimum IOPS setting of the volume. A QoS recommendation to the client to modify the first QoS setting may be transmitted for one or more volumes of the subset.
    Type: Grant
    Filed: April 7, 2020
    Date of Patent: October 5, 2021
    Assignee: NETAPP, INC.
    Inventor: Tyler Cady
  • Patent number: 11137939
    Abstract: A semiconductor memory device includes a memory region including a plurality of memory blocks, and suitable for outputting first and second read data from first and second memory blocks among the plurality of memory blocks based on first and second read control signals and a read address signal; a scheduler suitable for outputting a read scheduling signal based on the first and second read control signals; and an output driver suitable for outputting the first and second read data by a predetermined burst length alternately twice or more to a data pad based on a mode signal, wherein the first read data are outputted to the data pad according to a first burst sequence, and the second read data are outputted to the data pad according to a second burst sequence, based on the read scheduling signal.
    Type: Grant
    Filed: January 21, 2019
    Date of Patent: October 5, 2021
    Assignee: SK hynix Inc.
    Inventors: Young-Jun Yoon, Hyun-Seung Kim
  • Patent number: 11119665
    Abstract: A processing system scales power to memory and memory channels based on identifying causes of stalls of threads of a wavefront. If the cause is other than an outstanding memory request, the processing system throttles power to the memory to save power. If the stall is due to memory stalls for a subset of the memory channels servicing memory access requests for threads of a wavefront, the processing system adjusts power of the memory channels servicing memory access request for the wavefront based on the subset. By boosting power to the subset of channels, the processing system enables the wavefront to complete processing more quickly, resulting in increased processing speed. Conversely, by throttling power to the remainder of channels, the processing system saves power without affecting processing speed.
    Type: Grant
    Filed: December 6, 2018
    Date of Patent: September 14, 2021
    Assignee: ADVANCED MICRO DEVICES, INC.
    Inventors: Shomit N. Das, Kishore Punniyamurthy
  • Patent number: 11120876
    Abstract: A semiconductor memory device includes: a memory cell for storing data; a page buffer connected to the memory cell through a bit line, to store data in the memory cell or read data from the memory cell; and a cache latch connected to the page buffer through a bus node. When bit data transmission operation between the page buffer and the cache latch is performed, the bus node is discharged before starting the bit data transmission operation.
    Type: Grant
    Filed: February 26, 2020
    Date of Patent: September 14, 2021
    Assignee: SK hynix Inc.
    Inventor: Tae Heui Kwon
  • Patent number: 11113222
    Abstract: In a memory system, a switch is connected between a controller and multiple non-volatile storage units, where the switch comprises first and second pins, a data bus, and a plurality of enable outputs. Each of the enable outputs of the switch is connected to an enable input of one of the non-volatile storage units. The switch is configured to transmit a signal to enable a communication path between the controller and one of the non-volatile storage units and to receive data over the data bus to be stored in one of the non-volatile storage units when the first and second pins are not asserted. In addition, the switch is configured to receive a command to be executed by one of the non-volatile storage units when the first pin is not asserted and the second pin is asserted. The switch is also configured to receive an address of a storage location within one of the non-volatile storage units when the first pin is asserted and the second pin is not asserted.
    Type: Grant
    Filed: December 24, 2019
    Date of Patent: September 7, 2021
    Assignee: KIOXIA CORPORATION
    Inventor: Sie Pook Law
  • Patent number: 11096578
    Abstract: A device includes an overlay mechanism, system with devices each including an overlay mechanism with an individually programmable delay or method for overlaying data. A method for overlaying data includes redirecting an access which is directed to a first memory location to a second memory location. The method for overlaying data selectively delays access to the second memory location in case of a redirection by a time.
    Type: Grant
    Filed: May 15, 2020
    Date of Patent: August 24, 2021
    Assignee: Infineon Technologies AG
    Inventor: Neil Stuart Hastie
  • Patent number: 11080030
    Abstract: An information processing apparatus includes: a memory; and a processor coupled to the memory and configured to: receive input of an input program in which a plurality of statements is written in a loop; generate a counting program for causing a computing machinery to execute a process of counting the number of cache misses and the number of cache hits that are expected when the loop is executed for each of pairs of the statements by rewriting the input program; and split the loop into a plurality of loops based on the number of cache misses and the number of cache hits counted in the process.
    Type: Grant
    Filed: June 16, 2020
    Date of Patent: August 3, 2021
    Assignee: FUJITSU LIMITED
    Inventor: Masaki Arai
  • Patent number: 11079946
    Abstract: A memory device includes a plurality of input/output (I/O) nodes, a circuit, a latch, a memory, and control logic. The plurality of I/O nodes receive a predefined data pattern. The circuit adjusts a delay for each I/O node as the predefined data pattern is received. The latch latches the data received on each I/O node. The memory stores the latched data. The control logic compares the stored latched data to an expected data pattern and sets the delay for each I/O node based on the comparison.
    Type: Grant
    Filed: October 26, 2018
    Date of Patent: August 3, 2021
    Assignee: Micron Technology, Inc.
    Inventors: Luigi Pilolli, Ali Feiz Zarrin Ghalam, Guan Wang, Qiang Tang