Access Timing Patents (Class 711/167)
-
Patent number: 10819615Abstract: A network bridging device, a bus test method and a system thereof are disclosed. The method comprises the steps of: receiving a packet signal via a first network port, wherein the packet signal is specified to be transmitted to a second network connection device; turning off a MAC learning function of a network switching module; setting a port isolation function of the network switching module to isolate a connection between the first network port and a second network port, such that the packet signal is transmitted to a processing module; controlling the processing module to enable a remote loopback function of a media access control port to cause the processing module to return the packet signal to the second network connection device so as to acquire a throughput of a bus.Type: GrantFiled: November 7, 2018Date of Patent: October 27, 2020Assignee: Pegatron CorporationInventors: Cyuan-Cheng Wong, Shun-I You
-
Patent number: 10809945Abstract: One example method includes reading a data chunk from a data stream, compressing the data chunk, and calculating a chunk delta. When the chunk delta is greater than zero, the compressed data chunk is appended to an incomplete data chunk. When the chunk delta is zero or less, the boundaries of a completed and compressed data chunk having a size at least as large as a minimum size are declared.Type: GrantFiled: August 2, 2018Date of Patent: October 20, 2020Assignee: EMC IP HOLDING COMPANY LLCInventors: Kedar Shrikrishna Patwardhan, Rajesh K. Nair
-
Patent number: 10803000Abstract: Disclosed herein are system and electronic structure embodiments for implementing phase-aware control and scheduling. An embodiment includes a system with a bus controller configured to be activated in response to a first command. The bus controller may have a first clock speed and may drive an interface having a second clock speed. The system may further configure the bus controller to wait for a first time period in response to being activated, and a first circuit element structured to detect a first phase value of a first signal. In some embodiments, the bus controller may process a second command following passage of the first time period, and wait for a second time period, based on the detected first phase value and a ratio of the first and second clock speeds.Type: GrantFiled: December 3, 2018Date of Patent: October 13, 2020Assignee: Synopsys, Inc.Inventor: Jun Zhu
-
Patent number: 10795382Abstract: A computer apparatus runs a hydraulic model using real-time or near-real-time data from an Automated or Advanced Metering Infrastructure (AMI), to improve model accuracy, particularly by obtaining more accurate, higher-resolution water demand values for service nodes in the model. Improving the accuracy of water demand calculation for the service nodes in the model stems from an improved technique that more accurately determines which consumption points in the water distribution system should be associated with each service node and from the use of real-time or near-real-time consumption data. The computer apparatus uses the water demand values to improve the accuracy and resolution of its water flow and pressure estimates. In turn, the improved flow and pressure estimation provides for more accurate control, e.g., pumping or valve control, flushing control or scheduling, leak detection, step testing, etc.Type: GrantFiled: August 2, 2016Date of Patent: October 6, 2020Assignee: SENSUS USA, INC.Inventor: Michael Ehsan Shafiee
-
Patent number: 10795830Abstract: In conventional memory systems, no access control is performed when write-x and datacopy0 are issued. To address this issue, it is proposed to provide access control to these commands by leveraging the mechanism to enforce access control to normal write commands so that the mechanism is also applied to the write-x and datacopy0 commands.Type: GrantFiled: July 20, 2018Date of Patent: October 6, 2020Assignee: Qualcomm IncorporatedInventors: Dexter Tamio Chun, Yanru Li
-
Patent number: 10789015Abstract: The present disclosure includes apparatuses and methods related to performing background operations in memory. A memory device can be configured to perform background operations while another memory device in a memory system and/or on a common memory module is busy performing commands received from a host coupled to the memory system and/or common memory module. An example apparatus can include a first memory device, wherein the first memory device can include an array of memory cells and a controller configured to perform a background operation on the first memory device in response to detecting a command from a host to a second memory device.Type: GrantFiled: March 1, 2019Date of Patent: September 29, 2020Assignee: Micron Technology, Inc.Inventors: Frank F. Ross, Matthew A. Prather
-
Patent number: 10783281Abstract: A data processing system includes technology to detect a memory attack. The data processing system comprises a processing core, a memory controller, a memory bus, and memory. The memory controller comprises a memory attack detection module (MADM). The MADM comprises first and second input units and control logic in communication with the first and second input units. The control logic is configured to determine, based on first and second signals from the first and second input units, respectively, whether the memory bus is carrying a clock enable (CKE) signal of high (H), even though the memory controller is generating the CKE signal of low (L). The control logic is also configured to generate a physical memory attack detection indicator that indicates whether the memory bus is carrying the CKE signal of H, even though the memory controller is generating the CKE signal of L. Other embodiments are described and claimed.Type: GrantFiled: March 20, 2018Date of Patent: September 22, 2020Assignee: Intel CorporationInventors: Anna Trikalinou, Daniel S. Lake, Shigeki Tomishima
-
Patent number: 10783032Abstract: A non-volatile memory apparatus includes an error checking and correcting (ECC) decoding circuit, a main buffer circuit, a multiplexer, and an interface circuit. The ECC decoding circuit decodes an original codeword to obtain a decoded codeword. The main buffer circuit is coupled to the ECC decoding circuit for receiving and storing a first data portion of the decoded codeword. The multiplexer's first input end is coupled to the output end of the main buffer circuit. The second input end of the multiplexer is coupled to the output end of the ECC decoding circuit. The interface circuit is coupled to the output end of the multiplexer and receives the first data portion from the multiplexer to provide the first data portion to a host.Type: GrantFiled: July 27, 2017Date of Patent: September 22, 2020Assignee: VIA Technologies, Inc.Inventors: Yi-Lin Lai, Chen-Te Chen, Ying-Che Chung
-
Patent number: 10777253Abstract: A memory array comprises a data block comprising N serially connected cells. Each cell of the cells comprises a memory element storing a respective bit of the word, a charge adding unit and a switching logic. The last cell of the cells is further configured to receive a sequence of M bits. The memory array further comprises an output block serially connected to the data block. The output block comprises a result accumulation unit. The memory array is configured to operate in accordance with a 3-phase clocking scheme having a sequence of M groups of clock cycles associated with the respective sequence of M bits. The memory array is configured such that a successive and repetitive application of the three phases enables an application of a phase during each clock cycle of the M groups.Type: GrantFiled: April 16, 2019Date of Patent: September 15, 2020Assignee: International Business Machines CorporationInventors: Riduan Khaddam-Aljameh, Manuel Le Gallo-Bourdeau, Abu Sebastian, Evangelos Stavros Eleftheriou, Pier Andrea Francese
-
Patent number: 10777293Abstract: To overcome a problem of increase of test time related to BIST in a conventional semiconductor device, a semiconductor device according to one embodiment includes a plurality of memory arrays having different sizes, a test pattern generation circuit that outputs a test pattern for the memory arrays, and a memory interface circuit that is provided for every memory array and converts an access address. The memory interface circuit shifts a test address output from the test pattern generation circuit in accordance with a shift amount set for every memory array, thereby converting the test address to an actual address of a memory array to be tested.Type: GrantFiled: April 8, 2019Date of Patent: September 15, 2020Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Tomonori Sasaki, Tatsuya Saito, Hideshi Maeno, Takeshi Ueki
-
Patent number: 10754769Abstract: Non-volatile memory systems such as those using NAND FLASH technology have a property that a memory location can be written to only once prior to being erased, and a contiguous group of memory locations need to be erased simultaneously. The process of recovering space that is no longer being used for storage of current data, called garbage collection, may interfere with the rapid access to data in other memory locations of the memory system during the erase period. The effects of garbage collection on system performance may be mitigated by performing portions of the process contemporaneously with the user initiated reading and writing operations. The memory circuits and the data may also be configured such that the data is stored in stripes of a RAID array and the scheduling of the erase operations may be arranged so that the erase operations for garbage collection are hidden from the user operations.Type: GrantFiled: December 26, 2018Date of Patent: August 25, 2020Assignee: VIOLIN SYSTEMS LLCInventor: Jon C. R. Bennett
-
Patent number: 10725681Abstract: A method for automatic calibration of read latency of a memory module is envisaged. The read latency is initially set to a default maximum value. The default maximum value is equivalent to the number of clock cycles required to complete a data read operation. A data pattern to be read from the memory module in consideration of the default maximum value is identified. A memory read operation is preformed, and a first data pattern is captured, in accordance with the default maximum value. The identified data pattern is compared with the first data pattern, and the default maximum value is iteratively calibrated based on the comparison thereof. Aforementioned steps are repeated across a plurality of memory read operations, and variations ire the maximum default value are tracked, and an average maximum value is calculated based thereupon. The average maximum value is assigned as the read latency for the memory module.Type: GrantFiled: June 13, 2016Date of Patent: July 28, 2020Assignee: Synopsys, Inc.Inventors: Gyan Prakash, Nidhir Kumar, Chandrashekar Narla, Praphul Malige
-
Patent number: 10714160Abstract: A wave pipeline includes a plurality of data paths, a clock signal path, and a return clock signal path. Each data path includes an input node, an output node, and a data stage between the input node and the output node. Each data path has a different delay between the input node and the output node. A first data path of the plurality of data paths has a first delay and each of the other data paths of the plurality of data paths have a delay less than the first delay. The clock signal path provides a clock signal to the data stage of each data path. The return clock signal path provides a return clock signal from the data stage of the first data path. The return clock signal triggers data out of the data stage of each data path of the plurality of data paths.Type: GrantFiled: August 5, 2019Date of Patent: July 14, 2020Assignee: Micron Technology, Inc.Inventors: Kaveh Shakeri, Ali Feiz Zarrin Ghalam
-
Patent number: 10698830Abstract: A data storage device includes a nonvolatile memory device; and a controller including a descriptor generation unit, a memory controller and a buffer unit. The descriptor generation unit: transmits a first read descriptor for first data, to the memory controller, queues a first cache output descriptor for the first data, and transmits the first cache output descriptor to the memory controller by referring to a state of clusters included in the buffer unit. The memory controller transmits a first read command to the nonvolatile memory device based on the first read descriptor, and transmits a first cache output command to the nonvolatile memory device based on the first cache output descriptor.Type: GrantFiled: December 19, 2017Date of Patent: June 30, 2020Assignee: SK hynix Inc.Inventor: Jeen Park
-
Patent number: 10691438Abstract: The subject matter of this specification can be implemented in, among other things, a method that includes receiving, from within a guest operating system hosted by a host operating system at a computer system, requests to access sparse files within a guest file system of the guest operating system. The sparse files each correspond to an external data file outside the guest file system. Each of the requests to access the sparse files within the guest file system is directed to the corresponding external data file outside the guest file system. The method includes identifying a frequency with which each of the sparse files is accessed. The method includes moving an external data file from a first type of storage device to a second type of storage device based on the frequency with which the external data file is accessed relative to others of the external data files.Type: GrantFiled: January 18, 2017Date of Patent: June 23, 2020Assignee: Parallels International GmbHInventors: Maxim Lyadvinsky, Nikolay Dobrovolskiy, Serguei M. Beloussov
-
Patent number: 10691638Abstract: The subject matter of this specification can be implemented in, among other things, a method that includes receiving, from within a guest operating system, a request to create a data file in a guest file system of the guest operating system. The method further includes in response to the receipt of the request to create the data file, creating an external data file in a first storage device for a file system outside the guest file system, creating a sparse file in the guest file system, and storing metadata that directs requests to access the sparse file from within the guest operating system to the external data file in the first storage device.Type: GrantFiled: January 18, 2017Date of Patent: June 23, 2020Assignee: Parallels International GmbHInventors: Maxim Lyadvinsky, Nikolay Dobrovolskiy, Serguei M. Beloussov
-
Patent number: 10691345Abstract: A memory controller method and apparatus, which includes a modification of at least one of a first timing scheme or a second timing scheme based on information about one or more data requests to be included in at least one of a first queue scheduler or a second queue scheduler, the first timing scheme indicating when one or more requests in the first queue scheduler are to be issued to the first memory set via a first memory set interface and over a channel, the second timing scheme indicating when one or more requests in the second queue scheduler are to be issued to the second memory set via a second memory set interface and over the channel. Furthermore, an issuance of a request to at least one of the first memory set in accordance with the modified first timing scheme or the second memory set in accordance with the modified second timing scheme may be included.Type: GrantFiled: September 29, 2017Date of Patent: June 23, 2020Assignee: INTEL CORPORATIONInventors: Francesc Guim Bernat, Karthik Kumar, Thomas Willhalm, Mark Schmisseur
-
Patent number: 10692170Abstract: Embodiments described herein provide a graphics processor in which dependency tracking hardware is simplified via the use of compiler provided software scoreboard information. In one embodiment the shader compiler for shader programs is configured to encode software scoreboard information into each instruction. Dependencies can be evaluated by the shader compiler and provided as scoreboard information with each instruction. The hardware can then use the provided information when scheduling instructions. In one embodiment, a software scoreboard synchronization instruction is provided to facilitate software dependency handling within a shader program. Using software to facilitate software dependency handling and synchronization can simplify hardware design, reducing the area consumed by the hardware. In one embodiment, dependencies can be evaluated by the shader compiler instead of the GPU hardware.Type: GrantFiled: June 11, 2019Date of Patent: June 23, 2020Assignee: Intel CorporationInventors: Subramaniam Maiyuran, Supratim Pal, Jorge E. Parra, Chandra S. Gurram, Ashwin J. Shivani, Ashutosh Garg, Brent A. Schwartz, Jorge F. Garcia Pabon, Darin M. Starkey, Shubh B. Shah, Guei-Yuan Lueh, Kaiyu Chen, Konrad Trifunovic, Buqi Cheng, Weiyu Chen
-
Patent number: 10691347Abstract: The present disclosure techniques for implementing an apparatus, which includes processing circuitry that performs an operation based a target data block, a processor-side cache that implements a first cache line, memory-side cache that implements a second cache line having line width greater than the first cache line, and a memory array. The apparatus includes one or more memory controllers that, when the target data block results in a cache miss, determine a row address that identifies a memory cell row as storing the target data block, instruct the memory array to successively output multiple data blocks from the memory cell row to enable the memory-side cache to store each of the multiple of data blocks in the second cache line, and instruct the memory-side cache to output the target data block to a coherency bus to enable the processing circuitry to perform the operation based on the target data block.Type: GrantFiled: August 2, 2018Date of Patent: June 23, 2020Assignee: Micron Technology, Inc.Inventors: Richard C. Murphy, Anton Korzh, Stephen S. Pawlowski
-
Patent number: 10692550Abstract: Various embodiments include apparatus and methods to track and/or correct timing signals. Timing signals generated from an interface can be compared to the timing signals returned to the interface. A timing delta from the comparison can be applied to calculate a correction value make adjustments that can include adjustment to a subsequent timing signal, adjustment to a reference voltage setting associated with the subsequent timing signal, other adjustments, or combinations thereof. Additional apparatus, systems, and methods are disclosed.Type: GrantFiled: November 9, 2017Date of Patent: June 23, 2020Assignee: Micron Technology, Inc.Inventor: Gregory A. King
-
Patent number: 10672450Abstract: In one embodiment, a memory device includes a memory core and input receivers to receive commands and data. The memory device also includes a register to store a value that indicates whether a subset of the input receivers are powered down in response to a control signal. A memory controller transmits commands and data to the memory device. The memory controller also transmits the value to indicate whether a subset of the input receivers of the memory device are powered down in response to the control signal. In addition, in response to a self-fresh command, the memory device defers entry into a self-refresh operation until receipt of the control signal that is received after receiving the self-refresh command.Type: GrantFiled: September 24, 2018Date of Patent: June 2, 2020Assignee: Rambus Inc.Inventors: Wayne F. Ellis, Wayne S. Richardson, Akash Bansal, Frederick A. Ware, Lawrence Lai, Kishore Ven Kasamsetty
-
Patent number: 10653315Abstract: A device includes an overlay mechanism, system with devices each including an overlay mechanism with an individually programmable delay or method for overlaying data. A method for overlaying data includes redirecting an access which is directed to a first memory location to a second memory location. The method for overlaying data selectively delays access to the second memory location in case of a redirection by a time.Type: GrantFiled: September 21, 2017Date of Patent: May 19, 2020Assignee: Infineon Technologies AGInventor: Neil Stuart Hastie
-
Patent number: 10642612Abstract: A memory module includes a first memory device configured to receive data and first information from a hardware accelerator, to generate an arithmetic result by performing arithmetic processing using the data and the first information, and to output the arithmetic result through an interface with at least one other memory device; and a second memory device configured to receive the arithmetic result from the first memory device through the interface without using the hardware accelerator, and to store the arithmetic result.Type: GrantFiled: July 13, 2018Date of Patent: May 5, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Jin-hyun Kim
-
Patent number: 10644865Abstract: An electronic system includes transmitting circuitry of a first clock domain and receiving circuitry of a second domain. The transmitting circuitry re-times a digital input signal with rising edges of a clocking signal of the first clock domain when a phase of the clocking signal of the first clock domain leads a phase of a clocking signal associated with the digital input signal. Otherwise, the transmitting circuitry re-times the digital input signal with falling edges of the clocking signal of the first clock domain when the phase of the clocking signal of the first clock domain does not lead the phase of the clocking signal associated with a digital input signal. The receiving circuitry receives the re-timed digital input signal from the transmitting circuitry.Type: GrantFiled: October 24, 2018Date of Patent: May 5, 2020Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Shu-Chun Yang, Mu-Shan Lin, Wen-Hung Huang
-
Patent number: 10637533Abstract: An apparatus includes a controller die and a group of dies that communicate with each other via a transmission line. Less than all of the dies of the group includes a respective on-die termination resistance circuit coupled to the transmission line. In some embodiments, one of the dies that includes an on-die termination resistance circuit is an end die of the group. In particular embodiments, the end die is the only die of the group that includes an on-die termination resistance circuit coupled to the transmission line. Transmission frequencies or data rates may be increased without degrading signal quality by removing capacitance associated with on-die termination resistance circuits from at least one of the dies of the group.Type: GrantFiled: September 28, 2018Date of Patent: April 28, 2020Assignee: Western Digital Technologies, Inc.Inventors: John Thomas Contreras, Sayed Mobin, David Zhang, Gokul Kumar
-
Patent number: 10628166Abstract: Embodiments of the present invention include methods, systems, and computer program products for allocating and deallocating reorder queue entries for an out-of-order (OoO) processor. An example method includes dividing the reorder queue into a plurality of regions to store reorder queue entries; allocating a plurality of reorder queue entries into an instruction tag array for tracking the reorder queue entries based at least in part on an associated instruction tag; loading instruction tags into each region of the plurality of regions beginning with a first region of the plurality of regions, wherein a first plurality of instruction tags is loaded into the first region; deallocating all of the first plurality of instruction tags of the first region; and subsequent to all of the instruction tags of the first region being deallocated, loading a second plurality of instruction tags to the first region of the plurality of regions.Type: GrantFiled: September 20, 2017Date of Patent: April 21, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Bryan Lloyd, Balaram Sinharoy
-
Patent number: 10621117Abstract: The present disclosure includes apparatuses and methods related to a memory controller, such as a host memory controller. An example apparatus can include a host memory controller coupled to a first memory device and a second memory device via a channel, wherein the host memory controller is configured to send a first number of commands to the first memory device using a first device select signal, and send a second number of commands to the second memory device using a second device select signal.Type: GrantFiled: June 15, 2017Date of Patent: April 14, 2020Assignee: Micron Technology, Inc.Inventors: James A. Hall, Jr., Robert M. Walker
-
Patent number: 10623523Abstract: A system is presented to efficiently communication data between a sub-network and a third-party application system, such that the third-party application system is able to perform one or more functions based on data sourced from the sub-network. A process scheduler system is presented to provide multiple communication paths to populate a data store of the third-party application system.Type: GrantFiled: May 18, 2018Date of Patent: April 14, 2020Assignee: ORACLE INTERNATIONAL CORPORATIONInventors: Mohini Mohana Sahoo, Ramasimha Rangaraju, Sharath Kumar Madenahatti Nanjaiah, Deepankar Narayanan, Ravi Shankar
-
Patent number: 10613956Abstract: A terminal device, a system, and a method for efficiently processing sensor data streams. The system for processing sensor data streams includes: at least one data collection unit for receiving the sensor data streams from at least one terminal device; and an allocation unit for monitoring a status of the at least one data collection unit, selecting one of the at least one data collection unit by using a monitoring result, and allocating the at least one terminal device to the selected data collection unit, wherein the at least one data collection unit receives the sensor data streams from the at least one terminal device allocated by the allocation unit.Type: GrantFiled: December 9, 2014Date of Patent: April 7, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Hae-dong Yeo
-
Patent number: 10592300Abstract: A method for forwarding data from the store instructions to a corresponding load instruction in an out of order processor. The method includes accessing an incoming sequence of instructions; reordering the instructions in accordance with processor resources for dispatch and execution; ensuring a closest earlier store in machine order for to a corresponding load, by determining if said store has an actual age but said corresponding load does not have an actual age, then said store is earlier than said corresponding load; if said corresponding load has an actual age but said store does not have an actual age, then said corresponding load is earlier than said store; if neither said corresponding load or said store have an actual age, then a virtual identifier table is used to determine which is earlier; and if both said corresponding load and said store have actual ages, then the actual ages are used to determine which is earlier.Type: GrantFiled: February 14, 2018Date of Patent: March 17, 2020Assignee: Intel CorporationInventor: Mohammad Abdallah
-
Patent number: 10573357Abstract: A variety of applications can include apparatus and/or methods of operating the apparatus that include a memory device having read levels that can be calibrated. A calibration controller implemented with the memory device can trigger a read level calibration based on inputs from one or more trackers monitoring parameters associated with the memory device and a determination of an occurrence of at least one event from a set of events related to the monitored parameters. The monitored parameters can include parameters related to a selected time interval and measurements of read, erase, or write operations of the memory device. Additional apparatus, systems, and methods are disclosed.Type: GrantFiled: December 21, 2018Date of Patent: February 25, 2020Assignee: Micron Technology, Inc.Inventors: Kishore Kumar Muchherla, Ashutosh Malshe, Harish Reddy Singidi, Gianni Stephen Alsasua, Gary F. Besinga, Sampath Ratnam, Peter Sean Feeley
-
Patent number: 10565501Abstract: Techniques are described for formally expressing whether sequences of operations performed on block storage devices are sequential or random. In embodiments, determinations of whether these sequences of operations are sequential or random may be used to predict latencies involved with running particular workloads, and to predict representative workloads for particular latencies.Type: GrantFiled: April 19, 2013Date of Patent: February 18, 2020Assignee: AMAZON TECHNOLOGIES, INC.Inventors: Marc Stephen Olson, James Michael Thompson, Benjamin Arthur Hawks
-
Patent number: 10559336Abstract: A memory controller is used to control a first storage block having a first data rate and a second storage block having a second data rate. The memory controller includes; a memory interface that transceives a data signal and a data strobe signal with the first and second storage blocks, and a sub controller that stores access information about the first data rate and the second data rate. The sub controller may include a delay lookup table storing access information including first strobe adjustment timing information defining a first data strobe signal provided to the first storage block, and second strobe adjustment timing information defining a second data strobe signal provided to the second storage block.Type: GrantFiled: September 24, 2018Date of Patent: February 11, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Hyeon-Wu Kim, Seok-Won Ahn, Chan-Ho Yoon
-
Patent number: 10552052Abstract: An integrated circuit may include memory interface circuitry for communicating with an external or in-package memory module. The integrated circuit may also include out-of-order (OOO) clients and in-order (IO) clients that issue read and write commands to the memory interface circuitry. The memory interface circuitry may include a memory controller having an OOO command scheduler, a write data buffer, and a simple read data pipeline. The memory interface circuitry may also include a multiport arbitration circuit for interfacing with the multiple clients and also OOO adaptor circuits interposed between the multiport arbitration circuit and the IO clients. Each of the OOO adaptor circuits may include an ID generator and a local reordering buffer and may allow the memory controller to return data to the various clients without throttling.Type: GrantFiled: April 3, 2019Date of Patent: February 4, 2020Assignee: Altera CorporationInventor: Chee Hak Teh
-
Patent number: 10545866Abstract: Disclosed is an improved approach to implement training for memory technologies, where a data valid window is re-determined using boundary information for a new data valid window. The information obtained for the new location of the first edge is used to minimize the computational resources required to identify the location of the second edge. This greatly improves the efficiency of the process to perform the re-training.Type: GrantFiled: June 30, 2017Date of Patent: January 28, 2020Assignee: Cadence Design Systems, Inc.Inventors: Yoshiharu Kato, Manas Lahon, Sandeep Brahmadathan
-
Patent number: 10528413Abstract: A prioritized error detection schedule may be generated using computer-aided-design (CAD) tools that receive specifications of critical regions within an array of configuration random access memory (CRAM) cells on an integrated circuit. Each of the specified critical regions may be provided a respective criticality weight. The proportion of indices in a prioritized error detection schedule that prescribe error detection for a given critical region may be based on the criticality weight of the given critical region. A prioritized error detection schedule may prescribe more frequent error correction for critical regions with higher criticality weights relative to critical regions with lower criticality weights. Addressing circuitry on the integrated circuit may be used to read out data from critical regions of CRAM in the order prescribed by the prioritized error detection schedule and check the read out CRAM data for errors.Type: GrantFiled: April 3, 2017Date of Patent: January 7, 2020Assignee: Intel CorporationInventors: Jun Pin Tan, Kiun Kiet Jong
-
Patent number: 10522231Abstract: According to one embodiment, a semiconductor memory device includes, a memory cell array, a first clock signal line, a second clock signal line to which first and second input/output buffer circuits are coupled in the order from one end toward the other end, a first buffer coupled to the one end of the second clock signal line, and a second buffer coupled to the other end of the second clock signal line. When a write operation is performed, a clock signal is input to the first and second input/output buffer circuits through the first buffer, and when a read operation is performed, a clock signal is input to the first and second input/output buffer circuits through the second buffer.Type: GrantFiled: September 4, 2018Date of Patent: December 31, 2019Assignee: Toshiba Memory CorporationInventors: Hiromi Noro, Tetsuya Fujita, Keiji Maruyama
-
Patent number: 10503410Abstract: Provided are an apparatus and method for enforcing timing requirements for a memory device. An event command directed to a target addressable location comprising one of the addressable locations is received. A determination is made as to whether a time difference of a current time and a timestamp associated with a completed event directed to a threshold location including the target addressable location exceeds a time threshold. The received event command is executed against the target addressable location in response to determining that the time difference exceeds the time threshold.Type: GrantFiled: August 29, 2018Date of Patent: December 10, 2019Assignee: Intel CorporationInventor: Jason K. Yu
-
Patent number: 10491544Abstract: A relay device stores first logical-path information indicating information on communication logical paths used for communication between an information processing apparatus and an input and output device, where the communication logical paths each includes a device logical path used between the relay device and the input and output device. Upon detection of a mismatch between the first logical-path information and second logical-path information that is requested from the information processing apparatus and includes information on target communication logical paths to be used for communication between the information processing apparatus and the input and output device, the relay device controls setting of the device logical path included in each of the communication logical paths so that the communication logical paths are consistent with the target communication logical paths indicated by the second logical-path information.Type: GrantFiled: August 24, 2018Date of Patent: November 26, 2019Assignee: FUJITSU LIMITEDInventors: Arata Koide, Shigeki Sekine, Shotaro Nakayama
-
Patent number: 10474593Abstract: An electronic device includes a memory and a system on chip (SoC). The memory device includes a first memory cell area assigned to a first channel and a second memory cell area assigned to a second channel. The SoC includes a first processing unit and a second processing unit. The first processing unit is configured to transmit a first command for accessing the first memory cell area to the memory device through the first channel. The second processing unit is configured to transmit a second command for accessing the second memory cell area to the memory device through the second channel. The memory device is configured such that a bandwidth of the first channel and a bandwidth of the second channel are different from each other.Type: GrantFiled: June 12, 2018Date of Patent: November 12, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Kwanghyun Kim, Ki-Seok Oh
-
Patent number: 10453507Abstract: Disclosed is an electronic device which includes an application processor configured to generate a reference clock, a first storage device configured to receive the reference clock from the application processor through a clock input port, to output the reference clock to a clock output port, and to communicate with the application processor by using the reference clock, and a second storage device configured to receive the reference clock from the clock output port and use the reference clock for communication with the first storage device.Type: GrantFiled: August 24, 2017Date of Patent: October 22, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Yongwoo Jeong, Hwaseok Oh, JinHyeok Choi
-
Patent number: 10445076Abstract: A system for cache efficient reading of column values in a database is provided. In some aspects, the system performs operations including pre-fetching, asynchronously and in response to a request for data in a column store database system, a plurality of first values associated with the requested data. The request may identify a row of the column store database system associated with the requested data. The plurality of first values may be located in the row. The operations may further include storing the plurality of first values in a cache memory. The operations may further include pre-fetching, asynchronously and based on the plurality of first values, a plurality of second values. The operations may further include storing the plurality of second values in the cache memory. The operations may further include reading, in response to the storing the plurality of second values, the requested data from the cache memory.Type: GrantFiled: May 7, 2018Date of Patent: October 15, 2019Assignee: SAP SEInventor: Thomas Legler
-
Patent number: 10431290Abstract: In one embodiment, a memory device includes a memory core and input receivers to receive commands and data. The memory device also includes a register to store a value that indicates whether a subset of the input receivers are powered down in response to a control signal. A memory controller transmits commands and data to the memory device. The memory controller also transmits the value to indicate whether a subset of the input receivers of the memory device are powered down in response to the control signal. In addition, in response to a self-fresh command, the memory device defers entry into a self-refresh operation until receipt of the control signal that is received after receiving the self-refresh command.Type: GrantFiled: September 24, 2018Date of Patent: October 1, 2019Assignee: Rambus Inc.Inventors: Wayne F. Ellis, Wayne S. Richardson, Akash Bansal, Frederick A. Ware, Lawrence Lai, Kishore Ven Kasamsetty
-
Patent number: 10423553Abstract: A system-on-chip (SoC) may include a master, a slave, and an asynchronous interface having a first first-in first-out (FIFO) memory connected to the master and the slave. A write operation of the FIFO memory is controlled based upon a comparison of a write pointer and an expected write pointer of the FIFO memory, and a read operation of the FIFO memory is controlled based upon a comparison of a read pointer and an expected read pointer of the FIFO.Type: GrantFiled: June 3, 2018Date of Patent: September 24, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Woo-Jin Kim, Nak-Hee Seong, Hee-Seong Lee
-
Patent number: 10423558Abstract: A system and method for efficiently routing data in a communication fabric. A computing system includes a fabric for routing data among one or more agents and a memory controller for system memory. The fabric includes multiple hierarchical clusters with a split topology where the data links are physically separated from the control links. A given cluster receives a write command and associated write data, and stores them in respective buffers. The given cluster marks the write command as a candidate to be issued to the memory controller when it is determined the write data will arrive ahead of the write command at the memory controller after being issued. The given cluster prevents the write command from becoming a candidate to be issued when it is determined the write data may not arrive ahead of the write command at the memory controller.Type: GrantFiled: August 8, 2018Date of Patent: September 24, 2019Assignee: Apple Inc.Inventors: Shawn Munetoshi Fukami, Yiu Chun Tse, David L. Trawick, Hengsheng Geng, Jaideep Dastidar, Vinodh R. Cuppu, Deniz Balkan
-
Patent number: 10416896Abstract: A memory module includes a memory device, a command/address buffering device, and a processing data buffer. The memory device includes a memory cell array, a first set of input/output terminals, each terminal configured to receive first command/address bits, and a second set of input/output terminals, each terminal configured to receive both data bits and second command/address bits. The command/address buffering device is configured to output the first command/address bits to the first set of input/output terminals. The processing data buffer is configured to output the data bits and second command/address bits to the second set of input/output terminals. The memory device is configured such that the first command/address bits, second command/address bits, and data bits are all used to access the memory cell array.Type: GrantFiled: May 23, 2017Date of Patent: September 17, 2019Assignees: Samsung Electronics Co., Ltd., SNU R&DB Foundation, Wisconsin Alumni Research FoundationInventors: Seong-Il O, Nam Sung Kim, Young-Hoon Son, Chan-Kyung Kim, Ho-Young Song, Jung Ho Ahn, Sang-Joon Hwang
-
Patent number: 10417137Abstract: Embodiments of the present disclosure relate to a method and device for flushing pages from a solid-state storage device. Specifically, the present disclosure discloses a method of flushing pages from a solid-state storage device comprising: determining a first number based on a period length of one flushing cycle and a period length required for building one flushing transaction, the first number indicating a maximum number of flushing transactions that can be built in the flushing cycle; and flushing pages from the solid-state storage device with an upper limit of the first number in the flushing cycle. The present disclosure also discloses a device for flushing pages from a solid-state storage device and a computer program product for implementing steps of a method of flushing pages from a solid-state storage device.Type: GrantFiled: September 22, 2017Date of Patent: September 17, 2019Assignee: EMC IP Holding Company LLCInventors: Liam Li, Xinlei Xu, Jian Gao, Lifeng Yang, Changyu Feng
-
Patent number: 10395703Abstract: A column decoder of a memory device includes a first selection circuit, a second selection circuit and a decoding circuit. The first selection circuit and the second selection circuit are electrically connected in cascade with a memory array of the memory device. The decoding circuit receives a column address including a first sub-address and a second sub-address. The decoding circuit generates first decoded data and second decoded data for controlling the first selection circuit and the second selection circuit based on the first sub-address and the second sub-address. A first decoder in the decoding circuit decodes the first sub-address into the first decoded data, and the first decoded data is reversed in response to change of a first predetermined bit of the second sub-address.Type: GrantFiled: July 26, 2018Date of Patent: August 27, 2019Assignee: Windbond Electronics Corp.Inventor: Wen-Chiao Ho
-
Patent number: 10372338Abstract: A memory controller includes a central processing unit, an interface logic circuit and an arbiter circuit. The central processing unit includes an internal memory device. The interface logic circuit is coupled to an external memory device and a standard bus. The arbiter circuit is directly coupled to the central processing unit via an SRAM bus. When the central processing unit has to read predetermined data stored in the external memory device, the central processing unit issues a first request to the interface logic circuit. In response to the first request, the interface logic circuit reads the predetermined data from the external memory device and transmits the predetermined data to the arbiter circuit via the standard bus. The arbiter circuit transfers the predetermined data directly to the central processing unit via the SRAM bus to write the predetermined data in the internal memory device.Type: GrantFiled: January 11, 2018Date of Patent: August 6, 2019Assignee: SILICON MOTION, INC.Inventor: Tzu-Wei Hsu
-
Patent number: 10371748Abstract: A method comprises a system comprising a host device coupled to a first remote device actively operating according to a state diagram that the host device and all remote devices follow during operation of the system. The method further comprises powering up a second remote device while the host device and first remote device are actively operating according to the state diagram. The second remote device waits for a synchronization point sequence. Upon detecting the synchronization point sequence, the second remote device implements a predetermined feature set and synchronizes itself to the state diagram at a common point as the host device and first remote device.Type: GrantFiled: September 6, 2017Date of Patent: August 6, 2019Assignee: Texas Instruments IncorporatedInventor: Gary L. Swoboda