Digital Signal Processor Patents (Class 712/35)
-
Patent number: 8090921Abstract: A processing device included on a single chip includes processors capable of executing tasks in parallel and a cache memory shared by the processors, wherein the cache memory includes single-port memories and read data selection units, each of the single-port memories have one data output port, and each of the read data selection units is in a one-to-one association with each of the processors and selects a single-port memory which stores data to be read to a associated processor, from among the single-port memories.Type: GrantFiled: September 6, 2007Date of Patent: January 3, 2012Assignee: Panasonic CorporationInventors: Tetsu Hosoki, Masaitsu Nakajima
-
Patent number: 8082372Abstract: Techniques for providing improved data distribution to and collection from multiple memories are described. Such memories are often associated with and local to processing elements (PEs) within an array processor. Improved data transfer control within a data processing system provides support for radix 2, 4 and 8 fast Fourier transform (FFT) algorithms through data reordering or bit-reversed addressing across multiple PEs, carried out concurrently with FFT computation on a digital signal processor (DSP) array by a DMA unit. Parallel data distribution and collection through forms of multicast and packet-gather operations are also supported.Type: GrantFiled: May 23, 2011Date of Patent: December 20, 2011Assignee: Altera CorporationInventors: Edwin Franklin Barry, Nikos P. Pitsianis, Kevin Coopman
-
Patent number: 8078834Abstract: A digital signal processor includes a control block configured to issue instructions based on a stored program, and a compute array including two or more compute engines configured such that each of the issued instructions executes in successive compute engines of at least a subset of the compute engines at successive times. The digital signal processor may be utilized with a control processor or as a stand-alone processor. The compute array may be configured such that each of the issued instructions flows through successive compute engines of at least a subset of the compute engines at successive times.Type: GrantFiled: January 9, 2008Date of Patent: December 13, 2011Assignee: Analog Devices, Inc.Inventor: Douglas Garde
-
Patent number: 8065506Abstract: This invention is an application specific integrated processor to implement the complete fixed-rate DRX signal processing paths (FDRX) for a reconfigurable processor-based multi-mode 3G wireless application. This architecture is based on the baseline 16-bit RISC architecture with addition functional blocks (ADU) tightly coupled with the based processor's data path. Each ADU accelerates a computation-intensive tasks in FDRX signal path, such as multi-tap FIRs, IIRs, complex domain and vectored data processing. The ADUs are controlled through custom instructions based on the load/store architecture. The whole FDRX data path can be easily implemented by the software employing these custom instructions.Type: GrantFiled: August 18, 2008Date of Patent: November 22, 2011Assignee: Texas Instruments IncorporatedInventors: Jinwen Xi, Roman Staszewski, Thang Minh Tran
-
Publication number: 20110246749Abstract: In an example embodiment, there is described herein an apparatus comprising an interface for communicating with a plurality of digital signal processors and logic operable to send and receive data via the interface. The logic is configured to determine a first set of digital signal processors to be maintained in a ready state, a second set of digital signal processors to be maintained in a first energy saving state, and a third set of digital signal processors to be maintained in a second energy saving state.Type: ApplicationFiled: March 31, 2010Publication date: October 6, 2011Inventors: Ming Chen, Prasad Miriyala, Ramakrishnan Kunnath, Jing Li
-
Patent number: 7987465Abstract: A method and apparatus for dynamic allocation of processing resources and tasks, including multimedia tasks. Tasks are queued, available processing resources are identified, and the available processing resources are allocated among the tasks. The available processing resources are provided with functional programs corresponding to the tasks. The tasks are performed using the available processing resources to produce resulting data, and the resulting data is passed to an input/output device.Type: GrantFiled: January 15, 2010Date of Patent: July 26, 2011Assignee: Advanced Micro Devices, Inc.Inventors: Korbin Van Dyke, Paul W Campbell, Don A. Van Dyke, Ali Alasti, Stephen C. Purcell
-
Patent number: 7984448Abstract: A system and method for supporting collective communications on a plurality of processors that use different parallel programming paradigms, in one aspect, may comprise a schedule defining one or more tasks in a collective operation, an executor that executes the task, a multisend module to perform one or more data transfer functions associated with the tasks, and a connection manager that controls one or more connections and identifies an available connection. The multisend module uses the available connection in performing the one or more data transfer functions. A plurality of processors that use different parallel programming paradigms can use a common implementation of the schedule module, the executor module, the connection manager and the multisend module via a language adaptor specific to a parallel programming paradigm implemented on a processor.Type: GrantFiled: June 26, 2007Date of Patent: July 19, 2011Assignee: International Business Machines CorporationInventors: Gheorghe Almasi, Gabor Dozsa, Sameer Kumar
-
Patent number: 7975080Abstract: Techniques for providing improved data distribution to and collection from multiple memories are described. Such memories are often associated with and local to processing elements (PEs) within an array processor. Improved data transfer control within a data processing system provides support for radix 2, 4 and 8 fast Fourier transform (FFT) algorithms through data reordering or bit-reversed addressing across multiple PEs, carried out concurrently with FFT computation on a digital signal processor (DSP) array by a DMA unit. Parallel data distribution and collection through forms of multicast and packet-gather operations are also supported.Type: GrantFiled: June 21, 2010Date of Patent: July 5, 2011Inventors: Edwin Franklin Barry, Nikos P. Pitsianis, Kevin Coopman
-
Patent number: 7969187Abstract: A hardware interface in an integrated circuit is disclosed. The hardware interface comprises data storage coupled to store and provide data; a data shifter coupled to the data storage to at least bit shift the data obtained from the data storage; and a control circuit coupled to the data storage and the data shifter for controlling a transfer of the data from the data storage and the data shifter. The control circuit comprises a state machine for controlling operation of the data storage and the data shifter; and the state machine is programmable responsive to code executable by a processor coupled to an auxiliary processing unit to adapt to the auxiliary processing unit.Type: GrantFiled: August 6, 2010Date of Patent: June 28, 2011Assignee: Xilinx, Inc.Inventors: Stephen A. Neuendorffer, Paul M. Hartke, Paul R. Schumacher
-
Patent number: 7953958Abstract: A joint detection system is configured to perform joint detection of received signals and includes a joint detection accelerator and a host processor. The joint detection accelerator may include a memory unit to store input data values, intermediate results and output data values; one or more computation units to process the input data values and the intermediate results, and to provide output data values to the memory unit; a controller to control the memory and the one or more computation units to perform joint detection processing; and an external interface to receive the input data values from the host processor and to provide output data values to the host processor. The computation units may include a complex multiply accumulate unit, a simplified complex multiply accumulate unit and a normalized floating point divider. The memory unit may include an input memory, a matrix memory, a main memory and an output memory.Type: GrantFiled: June 12, 2007Date of Patent: May 31, 2011Assignee: MediaTek Inc.Inventors: John Zijun Shen, Paul D. Krivacek, Thomas J. Barber, Jr., Lidwine Martinot, Aiguo Yan, Marko Kocic
-
Patent number: 7949801Abstract: Coprocessor systems for using a main microprocessor DMA channel to write to a port to control a coprocessor system are provided. In certain examples, coprocessor systems are described using a main CPU counter to trigger a DMA channel to perform a single byte transfer to a port used to control coprocessor command timing.Type: GrantFiled: June 30, 2007Date of Patent: May 24, 2011Assignee: Pitney Bowes Inc.Inventors: George T. Monroe, Linda Dore, Michael LePore
-
Publication number: 20110099398Abstract: An integrated circuit includes a main processing unit, a peripheral connection port for connecting a peripheral device, and an auxiliary processing unit configured to control the peripheral connection port and to perform controlling of interruption and transmission of data from the peripheral device connected to the peripheral connection port instead of the main processing unit. The main processing section and the peripheral connection portion are connected to each other with an inner bus. The main processing unit uses a memory resource provided in the auxiliary processing unit as a part of an inner memory space of the main processing unit.Type: ApplicationFiled: December 30, 2010Publication date: April 28, 2011Applicant: PANASONIC CORPORATIONInventor: Masahiro HOUSHAKU
-
Publication number: 20110099352Abstract: There is provided a method of performing single instruction multiple data (SIMD) operations. The method comprises storing a plurality of arrays in memory for performing SIMD operations thereon; determining a total number of SIMD operations to be performed on the plurality of arrays; loading a counter with the total number of SIMD operations to be performed on the plurality of arrays; enabling a plurality of arithmetic logic units (ALUs) to perform a first number of operations on first elements of the plurality of arrays; performing the first number of operations on first elements of the plurality of arrays using the plurality of ALUs; decrementing the counter by the first number of operations to provide a remaining number of operations; and enabling a number of the plurality of ALUs to perform the remaining number of operations on second elements of the plurality of arrays.Type: ApplicationFiled: November 23, 2009Publication date: April 28, 2011Applicant: Mindspeed Technologies, Inc.Inventor: Patrick D. Ryan
-
Patent number: 7917907Abstract: Techniques for processing transmissions in a communications (e.g., CDMA) system. An aspect of the disclosed subject matter includes a method for processing instructions on a multithreaded processor. The multithreaded processor processes a plurality of threads via a plurality of processor pipelines. The method includes the step determining the operating frequency, F, at which the multithreaded processor operates. Then, the method determines a variable thread switch timeout state for triggering the switching of the processing among the plurality of active threads. The variable thread switch timeout state varies so that each of the plurality of active threads operates at a frequency of an allocated portion of the frequency, F. The allocated portion at which the active threads operate is determined at least in part in order to optimize the operation of the multithreaded processor.Type: GrantFiled: March 23, 2005Date of Patent: March 29, 2011Assignee: QUALCOMM IncorporatedInventors: Muhammad Ahmed, Sujat Jamil, Erich Plondke, Lucian Codrescu, William C. Anderson
-
Patent number: 7904838Abstract: An integrated circuit includes a core-logic providing a core-logic output, a latch in communication with the core-logic to store a state of the core-logic output, and an isolation circuit for selectively interconnecting the core-logic output to an input of the latch. The circuit also includes and a power consumption controller in communication with the core-logic, the latch and the isolation circuit, for controlling the latch to store a state of the core-logic output, and output a corresponding signal. The controller is further operable to signal the isolation circuit to isolate the core-logic output from the latch by providing an output corresponding to predetermined value and transition the core-logic from a high power state and a low power state. This prevents transient signals from propagating to interconnected circuit blocks and external devices.Type: GrantFiled: August 15, 2007Date of Patent: March 8, 2011Assignee: ATI Technologies ULCInventors: Aris Balatsos, Charles Leung, Siva Raghu Ram Voleti
-
Publication number: 20110022652Abstract: A Digital Signal Processor (DSP) cloud architecture for clustering DSP resources across multiple integrated media-services gateways. The control plane components use peer-to-peer overlay connections for DSP resource management. The data plane components use a Virtual Local Area Network (VLAN) for media stream packet processing.Type: ApplicationFiled: July 27, 2009Publication date: January 27, 2011Inventors: Cheng-Jia Lai, Prasad Miriyala, Jing Li
-
Publication number: 20100332797Abstract: An information processing apparatus includes a first processing unit, a second processing unit which is different from the first processing unit, a supply unit configured to supply a clock to the first processing unit and the second processing unit, and a control unit configured to control the supply unit in such a manner as to stop a supply of the clock to the second processing unit in response to completion of activation of the second processing unit, and to resume the supply of the clock to the second processing unit in response to completion of activation of the first processing unit.Type: ApplicationFiled: June 25, 2010Publication date: December 30, 2010Applicant: CANON KABUSHIKI KAISHAInventor: Nobuaki Matsui
-
Patent number: 7853860Abstract: A programmable signal processing circuit has an instruction processing circuit (23, 24, 26), with an instruction set that comprises a depuncture instruction. The instruction processing circuit (23, 24, 26) forms the depuncture result by copying bit metrics from a bit metrics operand and inserting one or more predetermined bit metric values between the bit metrics from the bit metric operand in the depuncture result. The instruction processing circuit (23, 24, 26) changes the relative locations of the copied bit metrics with respect to each other in the depuncture result as compared to the relative locations of the copied bit metrics with respect to each other in the bit metric operand, to an extent needed for accommodating the inserted predetermined bit metric value or values.Type: GrantFiled: December 13, 2005Date of Patent: December 14, 2010Assignee: Silicon Hive B.V.Inventors: Paulus W. F. Gruijters, Marcus M. G. Quax
-
Patent number: 7834658Abstract: Method and apparatus for communication of data is described. More particularly, generation of an interface for coupling to an auxiliary processor unit for communication of data in an integrated circuit is described. Programmable logic is programmed to provide a hardware interface for communicating the data between memory and a user-defined circuit. The data is communicated at least in part via an auxiliary processor unit coupled to the hardware interface. The programming includes configuring the programmable logic to use the auxiliary processor unit to respond to coded instructions executed by a central processing unit through the provided hardware interface.Type: GrantFiled: April 18, 2006Date of Patent: November 16, 2010Assignee: Xilinx, Inc.Inventors: Stephen A. Neuendorffer, Paul M. Hartke, Paul R. Schumacher
-
Publication number: 20100274989Abstract: A method executed by an instruction set on a processor is described. The method includes providing a tbbit instruction, inputting a first index for the tbbit instruction, loading a second value for the tbbit instruction, wherein the second value comprises at least 2b bits, using selected b bits of the first index to select at least one target bit in the loaded second value, shifting the target bit into the bottom of the first index, and computing a second index based on the shifting of the target bit into the bottom of the first index. Other methods and variations are also described.Type: ApplicationFiled: December 8, 2008Publication date: October 28, 2010Inventors: Mayan Moudgill, Sitij Agrawal
-
Patent number: 7805591Abstract: This invention describes a baseband dual-core signal processing in mobile communication systems operating according to GSM, GPRS, or EDGE comprising a first digital signal processor adapted to perform tasks on a first time basis and a second digital signal processor adapted to perform tasks on a second time basis. The second time basis is an integer multiple of the first time basis.Type: GrantFiled: February 22, 2005Date of Patent: September 28, 2010Assignee: Telefonaktiebolaget LM Ericsson (publ)Inventor: Per Ljungberg
-
Patent number: 7786996Abstract: A system of inter-connectable modules that can be used to build consumer electronic sub-systems and products. Familial features are included for easy setup and control. Data is passed between modules using a common interface to permit easy routing and reconfiguration of data flows.Type: GrantFiled: March 22, 2007Date of Patent: August 31, 2010Assignees: Sony Corporation, Sony Electronics Inc.Inventor: Robert Allan Unger
-
Patent number: 7769982Abstract: A data processing apparatus and method are provided for processing data under control of a program having program instructions including sequences of individual program instructions corresponding to computational subgraphs identified within the program. Each computational subgraph has a number of input operands and produces one or more output operands. The apparatus comprises an operand store for storing the input and output operands, and processing logic for executing individual program instructions from the program. Also provided is configurable accelerator logic which, in response to reaching an execution point within the program corresponding to a sequence of individual program instructions corresponding to a computational subgraph, evaluates one or more output functions associated with the computational subgraph.Type: GrantFiled: June 22, 2005Date of Patent: August 3, 2010Assignee: ARM LimitedInventors: Sami Yehia, Krisztian Flautner
-
Patent number: 7765338Abstract: Techniques for providing improved data distribution to and collection from multiple memories are described. Such memories are often associated with and local to processing elements (PEs) within an array processor. Improved data transfer control within a data processing system provides support for radix 2, 4 and 8 fast Fourier transform (FFT) algorithms through data reordering or bit-reversed addressing across multiple PEs, carried out concurrently with FET computation on a digital signal processor (DSP) array by a DMA unit. Parallel data distribution and collection through forms of multicast and packet-gather operations are also supported.Type: GrantFiled: July 9, 2007Date of Patent: July 27, 2010Assignee: Altera CorporationInventors: Edwin Franklin Barry, Nikos P. Pitsianis, Kevin Coopman
-
Patent number: 7739647Abstract: The present invention provides a configurable domain specific abstract core (DSAC) for implementing applications within any domain. The DSAC comprises at least one function specific abstract module (FSAM) configurable at a plurality of stages for implementing a predetermined function belonging to one or more applications in the domain. The FSAM comprises a function specific abstract logic (FSAL) for implementing functional logic and a micro state engine (MSE) for generating and monitoring one or more control signals, at least one of the control signals being generated by execution of a dynamic script for controlling the FSAL.Type: GrantFiled: June 5, 2007Date of Patent: June 15, 2010Assignee: Infosys Technologies Ltd.Inventors: Guruprasad Ramananda Athani, Ranju Philip Abraham, Shashi Basavappa Chinnikatte
-
Patent number: 7725680Abstract: An application specific integrated circuit (ASIC) comprises a first bus that communicates with inputs and outputs of N processing modules, where N is an integer greater than 1. A control module communicates with the first bus and a second bus that is different than the first bus, and that generates first control signals. A routing module communicates with the first bus, receives data via the second bus from a first memory, selectively routes the data to a first of the inputs, and selectively routes one of the outputs to a second of the inputs. The routing module selects the first and second of the inputs based on the first control signals.Type: GrantFiled: July 5, 2007Date of Patent: May 25, 2010Assignee: Marvell International Ltd.Inventors: William R. Schmidt, Douglas G. Keithley
-
Patent number: 7716314Abstract: A method and technique of managing network traffic using a digital signal processing integrated circuit (DSP). The DSP performs one or more of the following functions on the incoming network traffic: classification, policing, congestion control, segmentation and reassembly, queuing, scheduling, shaping and label switching. The DSP may have one or a plurality of processing cores. In one embodiment of the invention, each processing core of the DSP is dedicated to specific traffic management layer. The DSP, used in management of network traffic, provides quality of service (QoS) or class of service (CoS) control.Type: GrantFiled: March 8, 2004Date of Patent: May 11, 2010Assignee: DinoChip, Inc.Inventors: Li-Sheng Chen, Qian-Yu Tang, Dziem Dinh Nguyen, Huadong Shao
-
Patent number: 7707610Abstract: Disclosed is a method for processing multimedia data at a mobile communication terminal having at least one sub processor besides a main processor, including the steps of analyzing information of multimedia data to be processed at the main processor, selecting a processor at the main processor for processing the multimedia data according to analyzed result of the information, calling codec needed for the data processing at the selected processor, and processing the multimedia data at the selected processor by using the called codec.Type: GrantFiled: July 22, 2004Date of Patent: April 27, 2010Assignee: LG Electronics Inc.Inventor: Hyo Sub Oh
-
Patent number: 7685405Abstract: The invention includes an apparatus and the associated method to digitally process data communicated through a communication channel between a transceiver pair. A global control element and programmable algorithm control elements are used to implement an algorithm using a datapath. The control signal outputs of at least one programmable algorithm control element are coupled to the datapath. The datapath may use the control signals to drive transmission data down a computation path that implements the desired algorithm. The datapath may be duplicated to meet the requirements of a particular device and operate on a larger subset of data using the same control signals that are provided by the programmable algorithm control elements.Type: GrantFiled: August 24, 2006Date of Patent: March 23, 2010Assignee: Marvell International Ltd.Inventors: Jacky S. Chow, Pak Hei Matthew Leung, Eugene Yuk-Yin Tang
-
Patent number: 7669037Abstract: Method and apparatus for communication between hardware blocks and a processor in a programmable logic device is described. A shared memory is provided along with a memory controller for controlling access to the shared memory. An interface is configured to receive auxiliary instructions from the processor, select the hardware blocks for the requested tasks in response to the auxiliary instructions, notify the hardware blocks of those tasks, and arbitrate access to the memory controller among the hardware blocks.Type: GrantFiled: March 10, 2005Date of Patent: February 23, 2010Assignee: Xilinx, Inc.Inventors: Paul R. Schumacher, Kornelis Antonius Vissers
-
Patent number: 7661107Abstract: A method and apparatus for dynamic allocation of processing resources and tasks, including multimedia tasks. Tasks are queued, available processing resources are identified, and the available processing resources are allocated among the tasks. The available processing resources are provided with functional programs corresponding to the tasks. The tasks are performed using the available processing resources to produce resulting data, and the resulting data is passed to an input/output device.Type: GrantFiled: January 18, 2000Date of Patent: February 9, 2010Assignee: Advanced Micro Devices, Inc.Inventors: Korbin Van Dyke, Paul Campbell, Don A. Van Dyke, Ali Alasti, Stephen C. Purcell
-
Patent number: 7649862Abstract: The flexible through-connection process, operational in a Mobile Switch Center, that provides support for allowing the call routing processor of the Mobile Switch Center to independently perform a through-connection/switch-connection based on different types of calls so that the Mobile Switch Center can make a through-connection at different stages of the outgoing call leg. In operation, the present flexible through-connection process includes in the call control processor of the switching system a new parameter in the existing inter-process message which is sent to the call routing processor at call setup time. The values supported for this new parameter will be pre-defined in the Mobile Switch Center and used by the call routing processor to determine when to perform through-connection/switch-connection for an outgoing call leg.Type: GrantFiled: May 19, 2005Date of Patent: January 19, 2010Assignee: Alcatel-Lucent USA Inc.Inventors: Julian Maurico Guio, Jason T. Kuo, Ismael Lopez, Huixian Song
-
Patent number: 7650468Abstract: A data processor that allows a CPU to access an external memory in an interval between data accesses from a DSP having a variable data length. In a case where a 24-bit mode is set, when a determination section determines that the DSP is accessing the external memory, a control section commands to place an access from the CPU to the external memory in a wait state. In a case where a 16-bit mode is set, the control section commands an address-data switching section, allowing the CPU to access the external memory by utilizing a third bus cycle, which is free.Type: GrantFiled: November 29, 2004Date of Patent: January 19, 2010Assignee: Kabushiki Kaisha Kawai Gakki SeisakushoInventor: Tetsuya Hirano
-
Publication number: 20100009640Abstract: In one aspect, the present invention includes an apparatus having a digital signal processor (DSP), a controller coupled to the DSP to provide control signals to the DSP, and a one-time programmable (OTP) memory coupled to the DSP and the controller. The OTP memory may include multiple code portions including a first code block to control the DSP and a second code block to control the controller.Type: ApplicationFiled: September 18, 2009Publication date: January 14, 2010Inventors: Scott Haban, G. Tyson Tuttle, Gregory A. Hodgson
-
Patent number: 7617334Abstract: In the host, an IP issues CCW, and a CH encodes the CCW and a CCW chain by the encode program to create a code including the description of controlling a conditional branch with the DKC and transmits the code to a PORT in the DKC. In the DKC, the PORT decodes the code by the decode program, and a CP sequentially processes each command obtained by the decoding and returns a return code representing the end state of the processing. The host receives the return code to recognize the end state of the processing.Type: GrantFiled: June 20, 2008Date of Patent: November 10, 2009Assignee: Hitachi, Ltd.Inventors: Junichi Muto, Isamu Kurokawa, Shinichi Hiramatsu, Takuya Ichikawa
-
Patent number: 7603545Abstract: An instruction control method carries out an instruction in a processor to process instructions by out-of-order processing, using delay instructions for branching. The processor includes a storage unit, a branch predictor making branch predictions and a control unit which successively stores a plurality of delay instructions in the storage unit together with information indicating whether or not branch instructions corresponding to the delay instructions are predicted to branch by the branch predictor.Type: GrantFiled: January 16, 2003Date of Patent: October 13, 2009Assignee: Fujitsu LimitedInventors: Ryuichi Sunayama, Aiichiro Inoue
-
Patent number: 7581086Abstract: A digital signal processor is provided, comprising at least one cluster. The cluster may comprise at least two function units each conducting different instruction types, at least two private register files each associated with one function unit for data storage, a ping-pong register providing exclusively accessible data storage, and a public register file. The public register file comprises at least two read ports, each coupled to a function unit, providing read accessibility for the function units, and one write port to write data to the public register file.Type: GrantFiled: February 26, 2007Date of Patent: August 25, 2009Assignee: Industrial Technology Research InstituteInventors: Chuan-Cheng Peng, Po-Han Huang
-
Patent number: 7580954Abstract: Techniques for changing operations performed relative to digital signal data that represents a recording of a signal are provided. A digital signal data-editing program displays an ordered list of items. Each item in the list corresponds to one or more operations that a user has instructed the program to perform relative to the digital signal data. The order of the items in the list determines the order in which the operations corresponding to those items are performed relative to the digital signal data. In response to user input, the program may perform a change such as inserting a new item into the list, removing an existing item from the list, altering the order of one or more items in the list, etc. The program subsequently modifies the display of the list to reflect the change. The change may be performed without disturbing the last-ordered item in the list.Type: GrantFiled: April 12, 2005Date of Patent: August 25, 2009Assignee: Apple Inc.Inventors: Christopher J. Moulios, Nikhil M. Bhatt, Curtis A. Bianchi, Albert Riley Howard, Jr.
-
Publication number: 20090172354Abstract: A handshaking dual-processor architecture of a digital camera includes a microprocessor and a digital signal processor (DSP). After accepting a user command, the microprocessor transmits a wakeup signal to trigger the DSP to switch from a sleep mode to an operation mode, and transmits a data packet and a processing request to the DSP. After receiving the data packet, the DSP generates a data packet processing result according to the processing request. After receiving the data packet processing result, the microprocessor returns a processing state in response to the user command. Through the handshaking dual-processor architecture, it is unnecessary to implement low-level device operation on application program, and it is only necessary to submit a required basic function, such that the microprocessor controls the corresponding DSP to execute the basic function and report the executing result of the basic function.Type: ApplicationFiled: March 24, 2008Publication date: July 2, 2009Applicant: Altek CorporationInventor: Chao-Tsung Tsai
-
Patent number: 7519793Abstract: A method, computer program product and system for facilitating inter-digital signal processing (DSP) data communications. A direct memory access (DMA) controller may be configured to facilitate transfers of data between a first and a second DSP processor core coupled to the DMA controller. The DMA controller may read a data structure, referred to as a “buffer descriptor block,” to perform the data transfer. The buffer descriptor block may store both a source address and a destination address indicating where the data is to be retrieved and stored. The buffer descriptor block may further store a value, e.g., number of bytes, indicating a size of the data to be transferred. The DMA controller may then transfer the data located at the source address in the first DSP processor core, with a size, e.g., number of bytes, indicated from the buffer descriptor block, to the destination address in the second DSP processor core.Type: GrantFiled: November 21, 2007Date of Patent: April 14, 2009Assignee: International Business Machines CorporationInventors: Youseff Abdelilah, Bartholomew Blaner, Gordon Taylor Davis, Jeffrey Haskell Derby, Joseph Franklin Garvey, Malcolm Scott Ware, Hua Ye
-
Patent number: 7508806Abstract: An architecture for a wideband code-division multiple access (WCDMA) baseband system is provided. The system comprises separate processing blocks (e.g. cell search, RAKE receiver, transmitter engine, and error correction). Each block comprises a hard-wired logic block and a CSP (communication signal processor). The architecture of each CSP is optimized to perform a particular signal processing function. Each CSP has an associated memory architecture that is optimized for the particular signal processing function. Each memory architecture includes at least two memories that are independently addressable to support simultaneous read and/or write access. The instruction set for each CSP is optimized based on the particular signal processing function. Each instruction set includes instruction words that are optimized for the particular signal processing function. One or more instruction words support simultaneous read/write accesses in parallel.Type: GrantFiled: August 29, 2003Date of Patent: March 24, 2009Assignee: National Semiconductor CorporationInventors: Tushar Shah, Manouchehr Rafie
-
Publication number: 20090077348Abstract: In one embodiment, the present invention includes a method for communicating an assertion signal from a first instruction sequencer to a plurality of accelerators coupled to the first instruction sequencer via a dedicated interconnect, detecting the assertion signal in the accelerators and communicating a request for a lock on a second interconnect coupled to the first instruction sequencer and the accelerators, and registering an accelerator that achieves the lock by communication of a registration message for the accelerator to the first instruction sequencer via the second interconnect. Other embodiments are described and claimed.Type: ApplicationFiled: September 14, 2007Publication date: March 19, 2009Inventors: Perry Wang, Jamison Collins, Hong Wang
-
Patent number: 7493220Abstract: The present invention relates to a vibration signal processing method and system that can be used to account for situations where impact or impulse events are hidden in a normal vibration reading by low frequency vibrations and high frequency noise. In one preferred form, the method of the present invention comprises the steps of obtaining electrical vibration signals that represent mechanical vibrations of a machine (102-106), converting the electrical vibration signals into digital vibration samples (108), dividing the digital vibration samples into equal time intervals and determining the average absolute amplitude of the digital vibration samples for each time interval (110), generating a time waveform comprising the determined average amplitudes (112, 114), and processing the time waveform as if it were an independently-detected signal (116-120).Type: GrantFiled: March 22, 2007Date of Patent: February 17, 2009Assignee: Commtest Instruments LimitedInventors: Nigel Leigh, Carl Omundsen
-
Patent number: 7483420Abstract: Digital signaling processing (DSP) circuitry that supports multiple channel or time division multiplexing (TDM) applications is provided. For example, the DSP circuitry can process one or more channels of data without mixing the data of one channel with data of another channel. DSP circuitry of the invention supports multiple channel or TDM applications by embedding a tap delay line structure within the DSP circuitry. Utilizing this embedded tap delay line structure enables the DSP circuitry to support multi-channel or TDM applications independent of any external circuitry such as logic resources, thereby freeing up those resources for other uses.Type: GrantFiled: March 8, 2004Date of Patent: January 27, 2009Assignee: Altera CorporationInventor: Ben Esposito
-
Publication number: 20090006810Abstract: A system and method for supporting collective communications on a plurality of processors that use different parallel programming paradigms, in one aspect, may comprise a schedule defining one or more tasks in a collective operation an executor that executes the task, a multisend module to perform one or more data transfer functions associated with the tasks, and a connection manager that controls one or more connections and identifies an available connection. The multisend module uses the available connection in performing the one or more data transfer functions. A plurality of processors that use different parallel programming paradigms can use a common implementation of the schedule module, the executor module, the connection manager and the multisend module via a language adaptor specific to a parallel programming paradigm implemented on a processor.Type: ApplicationFiled: June 26, 2007Publication date: January 1, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Gheorghe Almasi, Gabor Dozsa, Sameer Kumar
-
Publication number: 20080282064Abstract: A system and method for speculative assistance to a thread in a heterogeneous processing environment is provided. A first set of instructions is identified in a source code representation (e.g., a source code file) that is suitable for speculative execution. The identified set of instructions are analyzed to determine the processing requirements. Based on the analysis, a processor type is identified that will be used to execute the identified first set of instructions based. The processor type is selected from more than one processor types that are included in the heterogeneous processing environment. The heterogeneous processing environment includes more than one heterogeneous processing cores in a single silicon substrate. The various processing cores can utilize different instruction set architectures (ISAs). An object code representation is then generated for the identified first set of instructions with the object code representation being adapted to execute on the determined type of processor.Type: ApplicationFiled: May 7, 2007Publication date: November 13, 2008Inventors: Michael Norman Day, Michael Karl Gschwind, John Kevin Patrick O'Brien, Kathryn O'Brien
-
Patent number: 7437540Abstract: A system for digital signal processing, configured as a system on chip (SoC), combines a microprocessor core and digital signal processor (DSP) core with floating-point data processing capability. The DSP core can perform operations on floating-point data in a complex domain and is capable of producing real and imaginary arithmetic results simultaneously. This capability allows a single-cycle execution of, for example, FFT butterflies, complex domain simultaneous addition and subtraction, complex multiply accumulate (MULACC), and real domain dual multiply-accumulators (MACs). The SoC may be programmed entirely from a microprocessor programming interface, using calls from a DSP library to execute DSP functions. The cores may also be programmed separately. Capability for programming and simulating the entire SoC are provided by a separate programming environment.Type: GrantFiled: November 10, 2004Date of Patent: October 14, 2008Assignee: Atmel CorporationInventors: Pier S. Paolucci, Benedetto Altieri, Federico Aglietti, Piergiovanni Bazzana, Antonio Cerruto, Maurizio Cosimi, Andrea Michelotti, Elena Pastorelli, Andrea Ricciardi
-
Patent number: 7437719Abstract: An approach that uses a combinatorial approach by adopting natural language processing with the application of Finite State Morphology (FSM) to transform source code into an efficient assembly code. In one example embodiment, this is accomplished by modifying a source code, including multiple instructions, using Lexical Functional Grammar Analysis (LFGA) operation on each instruction as a function of specific Digital Signal Processor architecture. The structure of the modified source code is then changed through multiple iterations using Finite State Morpohology (FSM) and Dynamic Instruction Replacement (DIR) to generate the efficient source code.Type: GrantFiled: September 30, 2003Date of Patent: October 14, 2008Assignee: Intel CorporationInventors: Ashik Kumar Shivacharya Nagaraj, Thyagarajan Venkatesan, Ravindra Shetty Kayandoor
-
Publication number: 20080235494Abstract: Generating a digital waveform for a Musical Instrument Digital Interface (MIDI) voice using a set of machine-code instructions that is specialized for the generation of digital waveforms for MIDI voices. For example, a processor may execute a software program that generates a digital waveform for a MIDI voice. The instructions of the software program may be machine code instructions from an instruction set that is specialized for the generation of digital waveforms for MIDI voices.Type: ApplicationFiled: July 19, 2007Publication date: September 25, 2008Inventors: Nidish Ramachandra Kamath, Prajakt V. Kulkarni, Suresh Kumar Devalapalli
-
Patent number: RE40942Abstract: An integrated data processing platform for processing a digital signal that includes a general purpose processor and a digital signal processor (DSP) module. The DSP module recovers digital data from a digital signal utilizing a sequence of DSP operations selected by the general purpose processor. The general purpose processor processes the digital data recovered by the DSP module, but is also available to perform general purpose tasks. A shared internal memory array selectively provides information to the DSP module and to the general purpose processor. The information stored in the internal memory array includes operands utilized in the execution of the DSP algorithm and selected instructions and data utilized by the general purpose CPU either for controlling the execution of the DSP algorithm or for executing its own general purpose tasks.Type: GrantFiled: January 20, 1999Date of Patent: October 20, 2009Assignee: National Semiconductor CorporationInventors: Amos Intrater, Gideon Intrater, Moshe Doron, Lev Epstein, Maurice Valentaten, Israel Greiss