Digital Signal Processor Patents (Class 712/35)
-
Patent number: 6904512Abstract: A data flow processor includes a number of hardware units each having more than one mode. A plurality of hardware units may be connected together to implement a flow made up of a series of processes. The flows, initiated by a central processing unit, may proceed independently and substantially at their own pace. Thus, the flows may operate in parallel, independently with respect to one another. Each of the hardware units may be configured differently to operate with each of the different flows.Type: GrantFiled: June 13, 2003Date of Patent: June 7, 2005Assignee: Intel CorporationInventor: Randy R. Dunton
-
Patent number: 6898657Abstract: A multi-processor arrangement having an interprocessor communication path between each of every possible pair of processors, in addition to I/O paths to and from the arrangement, having signal processing functions configurably embedded in series with the communication paths and/or the I/O paths. Each processor is provided with a local memory which can be accessed by the local processor as well as by the other processors via the communications paths. This allows for efficient data movement from one processor's local memory to another processor's local memory, such as commonly done during signal processing corner turning operations. Configurable signal processing logic may be configured to host one or more signal processing functions which allow data to be autonomously accessed from the processor local memories, processed, and re-deposited in a local memory.Type: GrantFiled: December 16, 2002Date of Patent: May 24, 2005Assignee: Tera Force Technology Corp.Inventor: Winthrop W. Smith
-
Patent number: 6895479Abstract: A multi-core digital signal processor is disclosed having a shared program memory with conditional write protection. In one embodiment, the digital signal processor includes a shared program memory, an emulation logic module, and multiple processor cores each coupled to the shared program memory by corresponding instruction buses. The emulation logic module preferably determines the operating modes of each of the processors, e.g., whether they are operating in a normal mode or an emulation mode. In the emulation mode, the emulation logic can alter the states of various processor hardware and the contents of various registers and memory. The instruction buses each include a read/write signal that, while their corresponding processor cores are in normal mode, is maintained in a read state. On the other hand, when the processor cores are in the emulation mode, the processor cores are allowed to determine the state of the instruction bus read/write signals.Type: GrantFiled: November 8, 2001Date of Patent: May 17, 2005Assignee: Texas Instruments IncorporatedInventors: Jay B. Reimer, Tai H. Nguyen, Yi Luo, Harland Glenn Hopkins, Dan K. Bui, Kevin A. McGonagle
-
Patent number: 6874079Abstract: Aspects of a method and system for digital signal processing within an adaptive computing engine are described. These aspects include a mini-matrix, the mini-matrix comprising a set of composite blocks, each composite block capable of executing a predetermined set of instructions. A sequencer is included for controlling the set of composite blocks and directing instructions among the set of composite blocks based on a data-flow graph. Further, a data network is included and transmits data to and from the set of composite blocks and to the sequencer, while a status network routes status word data resulting from instruction execution in the set of composite blocks. With the present invention, an effective combination of hardware resources is provided in a manner that provides multi-bit digital signal processing capabilities for an embedded system environment, particularly in an implementation of an adaptive computing engine.Type: GrantFiled: July 25, 2001Date of Patent: March 29, 2005Assignee: Quicksilver TechnologyInventor: Eugene B. Hogenauer
-
Patent number: 6854029Abstract: A bus monitor is provided as a tool for developing, debugging and testing a system having an embedded processor. The bus monitor resides within the same chip or module as the processor, which allows connection to internal processor buses not accessible from external contacts. The monitor uses a separate circular buffer to continuously store in real-time, data traces from each of one or more internal processor buses. Upon the occurrence of a trigger condition, storage stops and a trace is preserved. Trigger conditions can depend on events occurring on multiple buses and are downloaded via an interface from an external device. Data traces are uploaded via the interface to an external device for evaluation of processor operation.Type: GrantFiled: September 5, 2003Date of Patent: February 8, 2005Assignee: Micron Technology, Inc.Inventor: Henry A. Davis
-
Patent number: 6848042Abstract: A method of outputting data from a FIFO incorporated in an integrated circuit generally determines whether input data is valid during a first clock cycle. The method then outputs data from a plurality of output barrel slots during a second clock cycle. Data is then shifted from predetermined upper barrel slots to predetermined output barrel slots during second cycle based upon a barrel count. Finally, data is shifted into the FIFO during said second cycle based upon the barrel count. A new barrel count of valid data in the FIFO can then be determined. Circuitry for implementing the embodiments of the invention is also disclosed.Type: GrantFiled: March 28, 2003Date of Patent: January 25, 2005Assignee: Xilinx, Inc.Inventors: Scott J. Campbell, Thomas E. Fischaber, Jeremy B. Goolsby
-
Patent number: 6842844Abstract: The present invention provides a hardware accelerator of a DSP with a parameter RAM memory for storing the parameters required for the various operating conditions of the accelerator. The hardware accelerator can easily and without modification accommodate design changes such as the need to support additional ADSL lines.Type: GrantFiled: February 24, 2000Date of Patent: January 11, 2005Assignee: Agere Systems Inc.Inventors: Jalil Fadavi-Ardekani, Walter G. Soto, Wayne Xin
-
Patent number: 6842845Abstract: An application specific signal processor (ASSP) performs vectorized and nonvectorized operations. Nonvectorized operations may be performed using a saturated multiplication and accumulation operation. The ASSP includes a serial interface, a buffer memory, a core processor for performing digital signal processing which includes a reduced instruction set computer (RISC) processor and four signal processing units. The four signal processing units execute the digital signal processing algorithms in parallel including the execution of the saturated multiplication and accumulation operation. The ASSP is utilized in telecommunication interface devices such as a gateway. The ASSP is well suited to handling voice and data compression/decompression in telecommunication systems where a packetized network is used to transceive packetized data and voice.Type: GrantFiled: February 23, 2001Date of Patent: January 11, 2005Assignee: Intel CorporationInventors: Kumar Ganapathy, Ruban Kanapathipillai
-
Patent number: 6842728Abstract: An apparatus and method utilize a buffer interposed in a common signal path between asynchronous clock domains in a hardware-based logic emulation environment to manage the communication of time-multiplexed data signals between the clock domains during hardware-based emulation. The buffer is effectively used to latch each data signal communicated across the common signal path so that the clock domain that receives the signals can retrieve each such signal at appropriate points in the receiver clock domain's evaluation cycle. Independently-controlled write/read pointers are maintained in a buffer control circuit to independently address the buffer for the transmitter and receiver sides of an asynchronous communication path.Type: GrantFiled: March 12, 2001Date of Patent: January 11, 2005Assignee: International Business Machines CorporationInventors: Thomas Michael Gooding, Roy Glenn Musselman, Robert N Newshutz, Jeffrey Joseph Ruedinger
-
Publication number: 20040261074Abstract: A digital signal processor (DSP) realizes an image processing function by downloading at least one of a computer program and data to realize image processing. A DSP controller that controls the DSP includes a translating unit and a download request unit. The translating unit translates information from an operating unit to information that is recognized by the DSP controller. The download request unit makes a request for download of the program and the data to the DSP based on the information translated.Type: ApplicationFiled: January 30, 2004Publication date: December 23, 2004Inventor: Akira Murakata
-
Patent number: 6832306Abstract: Disclosed is a method and apparatus for a unified RISC/DSP pipeline controller to control the execution of both reduced instruction set computer (RISC) control instructions and digital signal processing (DSP) instructions for a signal processor. The unified RISC/DSP pipeline controller is coupled to a program memory, a RISC control unit, and at least one signal processing unit. The program memory stores both DSP and RISC control instructions and the RISC control-unit controls the flow of operands and results between the signal processing unit and a data memory that stores data. The signal processing unit executes the DSP instruction. The unified RISC/DSP pipeline controller generates DSP control signals to control the execution of the DSP instruction by the signal processing unit and RISC control signals to control the execution of the RISC control instruction by the RISC control unit.Type: GrantFiled: August 30, 2000Date of Patent: December 14, 2004Assignee: Intel CorporationInventors: Kumar Ganapathy, Ruban Kanapathipillai
-
Patent number: 6832117Abstract: A processor core for realizing efficient operation processing by connecting an extended arithmetic unit to its exterior and a processor incorporating such a processing core are provided. The processor includes the processor core, a data memory accessed by the processor core, and the extended arithmetic unit connected to the exterior of the processor core for processing a particular instruction. The extended arithmetic unit executes an arithmetic operation by using arithmetic operation data retained in a register file in the processor core, and directly outputs an arithmetic operation result to the processor core. Then, the processor core saves the result of the arithmetic operation executed by the extended arithmetic unit and inputted therefrom in the register file in the processor core.Type: GrantFiled: September 21, 2000Date of Patent: December 14, 2004Assignee: Kabushiki Kaisha ToshibaInventor: Takashi Miyamori
-
Publication number: 20040250049Abstract: A transmission/reception device for mobile radio applications has a microprocessor (DSP), at least one task-specific processor (P1, P2, P3) and a processor interface (2). The task-specific processor (P1, P2, P3) can be configured, by transmitting suitable configuration instructions from the microprocessor via the processor interface (2), such that a basic function performed by the task-specific processor (P1, P2, P3) can be controlled by changing configuration parameters.Type: ApplicationFiled: April 27, 2004Publication date: December 9, 2004Inventors: Burkhard Becker, Thuyen Le
-
Patent number: 6826679Abstract: A processor is provided that is a programmable digital signal processor (DSP) with variable instruction length, offering both high code density and easy programming. Architecture and instruction set are optimized for low power consumption and high efficiency execution of DSP algorithms, such as for wireless telephones, as well as pure control tasks. A coefficient data pointer is provided for accessing coefficient data for use in a multiply-accumulate (MAC) unit. Monitoring circuitry determines when the coefficient data pointer is modified (step 1104). When an instruction is executed (step 1102) that requires a coefficient datum from memory in accordance with the coefficient data pointer, a memory access is inhibited (step 1108) if the coefficient data pointer has not been modified since the last time a memory fetch was made in accordance with the coefficient data pointer and the previously fetched coefficient datum is reused.Type: GrantFiled: November 20, 2000Date of Patent: November 30, 2004Assignee: Texas Instruments IncorporatedInventors: Gilbert Laurenti, Vincent Gillet, Herve Catan
-
Patent number: 6820189Abstract: A computation core for executing programmed instructions includes an execution block for performing digital signal processor operations in response to digital signal processor instructions and for performing microcontroller operations in response to microcontroller instructions, a register file for storing operands for and results of the digital signal processor operations and the microcontroller operations, and control logic for providing control signals to the execution block and the register file in response to the instructions. The digital signal processor instructions each have a first length and the microcontroller instructions each have a second length that is less than the first length.Type: GrantFiled: May 12, 2000Date of Patent: November 16, 2004Assignee: Analog Devices, Inc.Inventors: Marc Hoffman, John Edmondson, Jose Fridman
-
Patent number: 6816750Abstract: A system 100 fabricated on a single integrated circuit chip includes a microprocessor 101 operating from a high speed bus 102 and a peripheral bus 103 operating in conjunction with high speed bus 102 through a bus bridge 113. A first set of processing resources operate from high speed bus 102 and includes an external memory interface 108, a direct memory access engine 105 for controlling the exchange of information through memory interface 108, and a boot memory 104 for storing boot code. A second set of processing resources operate from peripheral bus 103 and includes an interrupt controller 115 for issuing interrupt requests to microprocessor 101, a set of programmable timers 117 for generating timed interrupt signals, and a phase locked loop 131 for generating timing signals.Type: GrantFiled: June 9, 2000Date of Patent: November 9, 2004Assignee: Cirrus Logic, Inc.Inventor: Jeff Klaas
-
Publication number: 20040221212Abstract: A DSP comprises pipeline registers, a logical operation circuit, a product-sum circuit, DSP registers and an interface. The DSP registers includes at least a plurality of program control registers and excludes the pipeline registers, the logical operation circuit, the product-sum circuit. The interface is connected to the DSP registers, and causes an external device to be capable of writing and reading out from the DSP registers.Type: ApplicationFiled: March 7, 2001Publication date: November 4, 2004Applicant: Yamaha CorporationInventor: Tomoaki Ando
-
Patent number: 6789183Abstract: In a digital processing unit having a plurality of digital signal processors, a first digital signal processor can request a direct transfer of a signal group stored in the memory unit of a second digital signal processor. In order to insure that the second digital signal is active, a control signal is generated by the direct memory access controller of the first digital signal processor. The control signal is applied the directly to the memory access controller of the second digital signal processor. When the second digital signal processor is in an IDLE mode, the control signal activates the second digital signal processor.Type: GrantFiled: September 27, 2000Date of Patent: September 7, 2004Assignee: Texas Instruments IncorporatedInventors: Patrick J. Smith, Jason A. Jones, Kevin A. McGonagle
-
Publication number: 20040162944Abstract: The disclosure is a data processing device with selective data cache architecture and a computer system including the data processing device. The data processing device is comprised of a microprocessor, a coprocessor, a microprocessor data cache, an X-data cache, and a Y-data cache. The microprocessor fetches and executes instructions, and the coprocessor carries out digital signal processing functions. The microprocessor data cache stores data provided from the microprocessor. The X-data cache stores a first group of data provided from the coprocessor while the Y-data cache stores a second group of data provided from the coprocessor.Type: ApplicationFiled: February 9, 2004Publication date: August 19, 2004Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Yun-Hwan Kim, Joong-Eon Lee, Kyoung-Mook Lim
-
Patent number: 6772319Abstract: An instruction set architecture (ISA) to convert voice and data samples into packets for transmission over a network and to convert packets received from the network into voice and data samples. In one embodiment, the ISA includes a digital signal processing (DSP) instruction set architecture for a plurality of signal processing units and a control instruction set architecture to control the execution of DSP instructions by the plurality of signal processing units. In another embodiment, the ISA includes a plurality of DSP instructions including a 20-bit DSP instruction and a 40-bit DSP instruction and a plurality of control instructions to control execution of the plurality of DSP instructions including a 20-bit control instruction and a 40-bit control instruction. The DSP instructions may be dyadic DSP instructions including a main DSP operation and a sub DSP operation.Type: GrantFiled: August 8, 2002Date of Patent: August 3, 2004Assignee: Intel CorporationInventors: Kumar Ganapathy, Ruban Kanapathipillai
-
Patent number: 6766423Abstract: A message-based memory system for Digital Signal Processor (DSP) storage expansion has a shared memory device connected to a number of DSPs through a packet communication bus. Each of the DSPs has a packet bus interface interconnected to the packet bus; and a messaging unit connected to the packet bus interface. The memory device interconnected to the packet bus can provide shared memory space for the DSPs to increase the amount of memory available to each DSP. The memory device can also be utilized to provide access to common information such as shared data or shared programing that may need to be run by multiple DSPs. The DSPs and the memory device communicate through the packet bus interface by generating packetized read and write requests.Type: GrantFiled: January 14, 2002Date of Patent: July 20, 2004Assignee: Telogy Networks, Inc.Inventors: William Mills, Zoran Mladenovic, Keith Krasnansky
-
Patent number: 6763450Abstract: The objective of the invention is to improve the processing efficiency of a system that repeatedly executes one instruction over multiple clock cycles. The SVP core 12 of this SVP (Scan-line Video Processor) 10 is made up of a three layer construction of the data input register (DIR) 16, the SIMD type digital signal processing unit 18, and the data output register (DOR) 20. The SIMD type digital signal processing unit 18 comprises a parallel arranged (connected) number of processing elements (PE0 to PEN−1) (for example, 864 units) equal to the number of pixels N on one horizontal scan line. The instruction generator (IG) 14, because the SVP core 12 operates as an SIMD parallel processor, internally houses a RAM or ROM program memory that holds the desired program.Type: GrantFiled: October 6, 2000Date of Patent: July 13, 2004Assignee: Texas Instruments IncorporatedInventors: Hiroshi Miyaguchi, Tsuyoshi Akiyama, Hidetoshi Onuma
-
Automated processor generation system for designing a configurable processor and method for the same
Patent number: 6760888Abstract: An automated processor design tool uses a description of customized processor instruction set extensions in a standardized language to develop a configurable definition of a target instruction set, a Hardware Description Language description of circuitry necessary to implement the instruction set, and development tools such as a compiler, assembler, debugger and simulator which can be used to develop applications for the processor and to verify it. Implementation of the processor circuitry can be optimized for various criteria such as area, power consumption, speed and the like. Once a processor configuration is developed, it can be tested and inputs to the system modified to iteratively optimize the processor implementation. By providing a constrained domain of extensions and optimizations, the process can be automated to a high degree, thereby facilitating fast and reliable development.Type: GrantFiled: November 1, 2002Date of Patent: July 6, 2004Assignee: Tensilica, Inc.Inventors: Earl A. Killian, Ricardo E. Gonzalez, Ashish B. Dixit, Monica Lam, Walter D. Lichtenstein, Christopher Rowen, John C. Ruttenberg, Robert P. Wilson, Albert Ren-Rui Wang, D{grave over (r)}or Eliezer Maydan -
Patent number: 6754805Abstract: An improved mechanism for performing different types of digital signal processing functions, including correlation, sorting, and filtering operations. The mechanism includes a plurality of computational cells which can be dynamically configured (and reconfigured) in parallel to perform the different types of digital signal processing functions. Preferably, the computation cells carry out such digital signal processing operations in parallel without the need for extensive iteration. Such parallel configuration and subsequent parallel processing operations provide improved computational performance.Type: GrantFiled: August 7, 2000Date of Patent: June 22, 2004Assignee: Transwitch CorporationInventor: Yujen Juan
-
Patent number: 6751690Abstract: An integrated circuit having statistical processing capability. The integrated circuit has an input for receiving input data in a first data domain. A data converter is provided for converting received input data from the first domain to a second domain different from the first domain. A statistical processor is provided for obtaining statistical information from the output of the data converter and processing the obtained statistical information in accordance with a predetermined processing algorithm. An output on the integrated circuit allow access of the processed statistical information by the statistical processor external to the integrated circuit.Type: GrantFiled: October 12, 1999Date of Patent: June 15, 2004Inventor: Eric Swanson
-
Patent number: 6751723Abstract: An system-on-a-chip integrated circuit has a field programmable gate array core having logic clusters, static random access memory modules, and routing resources, a field programmable gate array virtual component interface translator having inputs and outputs, wherein the inputs are connected to the field programmable gate array core, a microcontroller, a microcontroller virtual component interface translator having input and outputs, wherein the inputs are connected to the microcontroller, a system bus connected to the outputs of the field programmable gate array virtual component interface translator and also to the outputs of said microcontroller virtual component interface translator, and direct connections between the microcontroller and the routing resources of the field programmable gate array core.Type: GrantFiled: September 2, 2000Date of Patent: June 15, 2004Assignee: Actel CorporationInventors: Arunangshu Kundu, Arnold Goldfein, William C. Plants, David Hightower
-
Patent number: 6748507Abstract: A single-chip microcomputer comprising: a first bus having a central processing unit and a cache memory connected therewith; a second bus having a dynamic memory access control circuit and an external bus interface connected therewith; a break controller for connecting the first bus and the second bus selectively; a third bus having a peripheral module connected therewith and having a lower-speed bus cycle than the bus cycles of the first and second buses; and a bus state controller for effecting a data transfer and a synchronization between the second bus and the third bus. The single-chip microcomputer has the three divided internal buses to reduce the load capacity upon the signal transmission paths so that the signal transmission can be accomplished at a high speed. Moreover, the peripheral module required to have no operation speed is isolated so that the power dissipation can be reduced.Type: GrantFiled: June 13, 2002Date of Patent: June 8, 2004Assignees: Hitachi, Ltd., Hitachi ULSI Engineering Corp.Inventors: Shumpei Kawasaki, Yasushi Akao, Kouki Noguchi, Atsushi Hasegawa, Hiroshi Ohsuga, Keiichi Kurakazu, Kiyoshi Matsubara, Akio Hayakawa, Yoshitaka Ito
-
Patent number: 6748521Abstract: A data processing system is provided with a digital signal processor which has an instruction for saturating multiple fields of a selected set of source operands and storing the separate saturated results in a selected destination register. A first 32-bit operand (600) and a second 32-bit operand (602) are treated as four 16-bit fields and the sixteen bits in each field are saturated separately. Multi-field saturation circuitry is operable to treat a source operand as a number of fields, such that a multi-field saturated (610) result is produced that includes a number of saturated results each corresponding to each field. One instruction is provided which treats an operand pair as having two packed fields, and another instruction is provided that treats the operand pair has having four packed fields. Saturation circuitry is operable to selectively treat a field as either a signed value or an unsigned value.Type: GrantFiled: October 31, 2000Date of Patent: June 8, 2004Assignee: Texas Instruments IncorporatedInventor: David Hoyle
-
Patent number: 6748472Abstract: A circuit arrangement reduces the number of interrupts to a DSP required to transfer digital samples between external I/O devices and a data memory, thus allowing the DSP to perform additional sample processing operations. An interrupt accelerator responds to I/O interrupts from an I/O device by pausing the DSP, transferring samples with the data memory, and tracking the number of samples transferred. When a predetermined number of samples have been transferred, the interrupt accelerator interrupts the DSP to perform a block transfer of samples in conjunction with sample processing.Type: GrantFiled: February 28, 2001Date of Patent: June 8, 2004Assignee: Koninklijke Philips Electronics N.V.Inventor: Carl J. Knudsen
-
Patent number: 6748516Abstract: Disclosed is a method, apparatus, and an instruction set architecture (ISA) for an application specific signal processor (ASSP) tailored to digital signal processing (DSP) applications. A single DSP instruction includes a pair of sub-instructions: a primary DSP sub-instruction and a shadow DSP sub-instruction. Both the primary and the shadow DSP sub-instructions are dyadic DSP instructions performing two operations in one instruction cycle. Each signal processing unit of the ASSP includes a primary stage to execute a primary DSP sub-instruction based upon current data and a shadow stage to simultaneously execute a shadow DSP sub-instruction based upon delayed data stored locally within registers of the signal processing units. The present invention efficiently executes DSP instructions by simultaneously executing primary DSP sub-instructions (based upon current data) and shadow DSP sub-instructions (based upon delayed locally stored data) with a single DSP instruction.Type: GrantFiled: January 29, 2002Date of Patent: June 8, 2004Assignee: Intel CorporationInventors: Kumar Ganapathy, Ruban Kanapathipillai
-
Patent number: 6745314Abstract: A circular buffer control circuit, a method of controlling a circular buffer and a digital signal processor (DSP) incorporating the circuit or the method. In one embodiment, the circuit includes: (1) address calculation logic, having multiple datapaths, that calculates, from data regarding a buffer operation, an updated address result therefor and (2) modification order determination circuitry, coupled in parallel with the address calculation logic, that transmits a memory access request and the updated address result in an order that is based on whether the buffer operation is pre-modified or post-modified.Type: GrantFiled: November 26, 2001Date of Patent: June 1, 2004Assignee: LSI Logic CorporationInventor: Shannon A. Wichman
-
Patent number: 6745319Abstract: A data processing system is provided with a digital signal processor (DSP) which has a shuffle instruction for shuffling a source operand (600) and storing the shuffled result in a selected destination register (610). A shuffled result is formed by interleaving bits from a first source operand portion with bits from a second operand portion. A de-interleave and pack (DEAL) instruction is provided for de-interleaving a source operand. The shuffle instruction and the DEAL instruction have an exactly inverse effect. The DSP includes swizzle circuitry that performs interleaving or de-interleaving in a single execution phase.Type: GrantFiled: October 31, 2000Date of Patent: June 1, 2004Assignee: Texas Instruments IncorporatedInventors: Keith Balmer, David Hoyle, Lewis Nardini
-
Patent number: 6735708Abstract: A portable system is provided with both an ISPCA processing section, a non-standard personal computer architecture (NSPCA) processing section and a common section including apparatus common to both processing sections. The NSPCA processing section operates under an operating system such as the WINDOWS® CE operating system, having reduced functionality, but being capable of “instant-on” operation. The data processing system includes controllable reduced power (and reduced functionality) mode wherein only the NSPCA processing is activated. The data processing system can controllably be transferred to a higher power (and full functionality) mode operating by activating the ISPCA processing section. In this manner, the processing section that is not an integral part of the data processing system can be detachably coupled thereto.Type: GrantFiled: October 8, 1999Date of Patent: May 11, 2004Assignee: Dell USA, L.P.Inventor: La Vaughn F. Watts, Jr.
-
Patent number: 6725360Abstract: An integrated circuit which has two separate paths for two different data widths. The first processing path processes data up to n bits in a n multiplier. A second path operates in parallel with the first path, and includes smaller units which process data up to n 2 bits. The two paths can operate in parallel, but since the two paths have different data widths, they can more effectively operate with the different data sizes.Type: GrantFiled: March 31, 2000Date of Patent: April 20, 2004Assignees: Intel Corporation, Analog Devices, Inc.Inventors: Bradley C. Aldrich, Jose Fridman, Paul Meyer, Gang Liang
-
Patent number: 6725355Abstract: A microprocessor having an internal memory for storing data to be process, a data pointer register for storing an address on the internal memory, a decoder 36 for decoding an instruction, a general-purpose register module 11 including data registers r0 and r1 for storing data read from an address on the internal memory stored in the data pointer register in accordance with a request to read data stored in the internal memory, and an ALU 13 for performing processing using data stored in the general-purpose register module 11 based on the result of decoding by the decoder 36 and writing the result of processing in the general-purpose register module 11.Type: GrantFiled: August 11, 1998Date of Patent: April 20, 2004Assignee: Sony CorporationInventor: Yoshihiko Imamura
-
Publication number: 20040059894Abstract: The program to be executed is compiled by translating it into native instructions of the instruction-set architecture of the processor system, organizing the instructions deriving from the translation of the program into respective bundles in an order of successive bundles, each bundle grouping together instructions adapted to be executed in parallel by the processor system. The bundles of instructions are ordered into respective sub-bundles, said sub-bundles identifying a first set of instructions, which must be executed before the instructions belonging to the next bundle of said order, and a second set of instructions, which can be executed both before and in parallel with respect to the instructions belonging to said subsequent bundle of said order.Type: ApplicationFiled: July 1, 2003Publication date: March 25, 2004Applicant: STMicroelectronics S.r.I.Inventors: Fabrizio Simone Rovati, Antonio Maria Borneo, Danilo Pietro Pau
-
Patent number: 6711667Abstract: A microprocessor including an instruction translation unit and a storage control unit is provided. The instruction translation unit scans the instructions to be executed by the microprocessor. The instructions are coded in the instruction set of a CPU core included within the microprocessor. The instruction translation unit detects code sequences which may be more efficiently executed in a DSP core included within the microprocessor, and translates detected code sequences into one or more DSP instructions. The instruction translation unit conveys the translated code sequences to a storage control unit. The storage control unit stores the code sequences along with the address of the original code sequences. As instructions are fetched, the storage control unit is searched. If a translated code sequence is stored for the instructions being fetched, the translated code sequence is substituted for the code sequence.Type: GrantFiled: June 28, 1996Date of Patent: March 23, 2004Assignee: Legerity, Inc.Inventor: Mark A. Ireton
-
Patent number: 6708235Abstract: A plurality of modems or modem types can run on a host processor, a digital signal processor or both, either concurrently or selectively. Modules of more than one modem program can be swapped in and out of DSP memory space. Common modem code can be run on either a host processor or on a DSP using respective command libraries.Type: GrantFiled: January 31, 2002Date of Patent: March 16, 2004Assignee: Intel CorporationInventors: David Pearce, Wesley Smith, Karl Nordling, Amir Hindie, Karl Leinfelder, Sebastian Gracias, Jim Beaney
-
Publication number: 20040049654Abstract: Preparing one or more secure media effect programs, generating a binary image of the programs and associated data, loading the binary image into memory of a secondary processor, and executing the programs of the binary image with the secondary processor, substantially independent from a primary processor. A binary image builder automatically maps one or more programs and data to secondary processor memory by changing encoded binary instructions of each program before execution by the secondary processor. The changes identify locations at which the programs and data will be stored in secondary processor memory, identify locations of parameters that can be updated in real time, and enable execution control to return to a secondary processor execution kernel. The secondary processor execution kernel polls flags in a main memory to determine whether to download new or updated state data and/or program code from main memory to the secondary processor memory.Type: ApplicationFiled: September 10, 2002Publication date: March 11, 2004Inventors: Georgios Chrysanthakopoulos, Brian L. Schmidt
-
Patent number: 6704853Abstract: The present invention provides a digital signal processing apparatus and a method for controlling the apparatus that allow for a reduction of circuit size to minimize an increase in power consumption and the costs of circuitry and an improvement in signal processing speed. To achieve this, the present invention eliminates a circuit arrangement that was conventionally required for executing a compare instruction, conditional jump instruction, and jump instruction, by adding a relatively small-sized circuit such as an encoder 51 for processing an external signal 10 and a capability of decoding a condition determination data select instruction.Type: GrantFiled: March 29, 2001Date of Patent: March 9, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Yasushi Imamura, Takao Inoue, Takahiro Watanabe
-
Patent number: 6701424Abstract: A method and apparatus for loading and storing vectors from and to memory, including embedding a location identifier in bits comprising a vector load and store instruction, wherein the location identifier indicates a location in the vector where useful data ends. The vector load instruction further includes a value field that indicates a particular constant for use by the load/store unit to set locations in the vector register beyond the useful data with the constant. By embedding the ending location of the useful date in the instruction, bandwidth and memory are saved by only requiring that the useful data in the vector be loaded and stored.Type: GrantFiled: April 7, 2000Date of Patent: March 2, 2004Assignee: Nintendo Co., Ltd.Inventors: Yu-Chung C. Liao, Peter A. Sandon, Howard Cheng
-
Publication number: 20040025151Abstract: A method for improving instruction selection efficiency in a DSP/RISC compiler. Concurrently obtaining optimal performance and space, the method includes the following steps: determining a semantic tree for a basic block; finding all matching combinations for the semantic tree with reference to a set of patterns; determining cycle number and instruction length for all combinations; filtering the instruction length greater than a predetermined instruction length and extra ones having the same cycle number and instruction length according to the determined cycle number and instruction length; and choosing one combination with the smallest cycle number from the remaining combinations and outputting the one combination as the desired object code.Type: ApplicationFiled: July 31, 2002Publication date: February 5, 2004Inventor: Shan-Chyun Ku
-
Publication number: 20040013110Abstract: A media processing platform includes an interface to a PBX/KTS backplane, a digital signal processor (DSP), and a high-speed link to a remote computer. One or more drivers are provided to support communication between the DSP and an application running on the remote computer. The one or more drivers also include the ability to provide continued operations if communication over the high-speed link is lost and then recovered.Type: ApplicationFiled: May 16, 2003Publication date: January 22, 2004Inventor: Mehmet E. Binal
-
Publication number: 20040010677Abstract: A method and apparatus are provided for downloading a program by using hand-shaking in a digital signal processor (DSP), in which the program stored at an external memory is downloaded to an internal memory by using the hand-shaking in an asynchronous system having a dual CPU, wherein current operation of the digital signal processor is temporarily held to shorten a downloading time.Type: ApplicationFiled: January 9, 2003Publication date: January 15, 2004Applicant: Samsung Electronics Co., Ltd.Inventor: Seong-Ho Yoon
-
Patent number: 6678765Abstract: An embedded system that has a general purpose central processing unit CPU and a digital signal processor DSP, the CPU is adapted to perform various tasks such as code consuming tasks associated to the transmission and reception of information and the DSP is adapted to perform tasks that require less program code and that are associated to the transmission and reception of information. Most of the time the CPU can handle tasks that are not related to the transmission and reception of data.Type: GrantFiled: February 7, 2000Date of Patent: January 13, 2004Assignee: Motorola, Inc.Inventors: Avishay Moscovici, Aviram Hertzberg, Yehuda Rudin
-
Patent number: 6671799Abstract: There is disclosed, for use in a digital signal processor, an apparatus for dynamically sizing a hardware loop that executes a plurality of instruction sequences forming a plurality of instruction loops. The apparatus comprises: 1) N pairs of loop start registers and loop end registers, each loop start register for storing a loop start address and each loop end register for storing a loop end address; 2) N comparators, each of the N comparators associated with one of the N pairs of loop start registers and loop end registers, wherein each of the N comparators compares a selected one of a first loop start address and a first loop end address to a fetch program counter value to detect one of a loop start hit and a loop end hit; and 3) fetch address generation circuitry for detecting the loop start hit and the loop end hit and fetching from an address in a program memory an instruction associated with one of the loop start hit and the loop end hit and loading the fetched instruction into the hardware loop.Type: GrantFiled: August 31, 2000Date of Patent: December 30, 2003Assignee: STMicroelectronics, Inc.Inventor: Sivagnanam Parthasarathy
-
Patent number: 6668244Abstract: New method and means for controlling the environment of disabled individuals through their voice, which includes the operation of lights or any number of appliances and a personal computer wherein the keyboard and the mouse are separately controlled by voice commands, without interference with normal application, (including dictation programs), operating within the computer. Effectively the voice control provides parallel mouse and keyboard commands with normal mouse and keyboard commands.Type: GrantFiled: July 18, 1996Date of Patent: December 23, 2003Assignee: Quartet Technology, Inc.Inventors: Michael Rourke, Robert Clough, Peter Brackett
-
Patent number: 6667636Abstract: A heterogeneous integrated circuit having a digital signal processor and at least one programmable logic core. An AMBA AHB couples the cores and most other functional units on the IC. The PLCs are also coupled to the DSP through a separate DMA sharing unit to the DSP, and particularly to the DSP memory. The memory sharing arrangement provides a separate high-speed data transfer mechanism between the PLCs and the DSP. The AMBA AHB allows the DSP to control the PLC operations without interference with high-speed data transfers.Type: GrantFiled: January 16, 2002Date of Patent: December 23, 2003Assignee: LSI Logic CorporationInventors: Bjorn Sihlbom, Neal S. Stollon, Thomas McCaughey
-
Patent number: 6661848Abstract: An audio modem provides both the functionality needed for audio processing and that needed for implementing one or more modems. A digital signal processor utilizes a plurality of serial ports to interface with one or more codecs used for interfacing an analog audio channel and with one or more modem codecs used for interfacing an analog communications channel.Type: GrantFiled: September 25, 1998Date of Patent: December 9, 2003Assignee: Intel CorporationInventors: Wesley Smith, Karl Nordling, Amir Hindie, Karl Leinfelder, Sebastian Gracias, Jim Beaney
-
Publication number: 20030208671Abstract: A data flow processor includes a number of hardware units each having more than one mode. A plurality of hardware units may be connected together to implement a flow made up of a series of processes. The flows, initiated by a central processing unit, may proceed independently and substantially at their own pace. Thus, the flows may operate in parallel, independently with respect to one another. Each of the hardware units may be configured differently to operate with each of the different flows.Type: ApplicationFiled: June 13, 2003Publication date: November 6, 2003Inventor: Randy R. Dunton