Error Pointer Patents (Class 714/765)
-
Publication number: 20110296258Abstract: Architecture that implements error correcting pointers (ECPs) with a memory row, which point to the address of failed memory cells, each of which is paired with a replacement cell to be substituted for the failed cell. If two error correcting pointers in the array point to the same cell, a precedence rule dictates the array entry with the higher index (the entry created later) takes precedence. To count the number of error correcting pointers in use, a null pointer address can be employed to indicate that a pointer is inactive, an activation bit can be added, and/or a counter, that represents the number of error correcting pointers that are active. Mechanisms are provided for wear-leveling within the error correction structure, or for pairing this scheme with single-error correcting bits for instances where transient failures may occur. The architecture also employs pointers to correct errors in volatile and non-volatile memories.Type: ApplicationFiled: May 27, 2010Publication date: December 1, 2011Applicant: MICROSOFT CORPORATIONInventors: Stuart Schechter, Karin Strauss, Gabriel Loh, Douglas C. Burger
-
Patent number: 8032816Abstract: An apparatus and method for distinguishing correctable bit errors in memory. A bit error detection module detects a correctable bit error in a memory in response to a READ operation. The correctable bit error is correctable using error-correcting code. The READ operation is generated during normal operation. A comparison module compares an error location indicator with a stored error location indicator. The error location indicator includes a memory location of the correctable bit error. The stored error location indicator corresponds to a previously stored error location indicator of a previous correctable bit error. A storage module stores the error location indicator if the comparison module determines that the error location indicator differs from a stored error location indicator. An error counter module increases an error counter corresponding to the error location indicator if the comparison module determines that the error location indicator matches a stored error location indicator.Type: GrantFiled: June 1, 2007Date of Patent: October 4, 2011Assignee: International Business Machines CorporationInventors: Carol Spanel, Andrew Dale Walls
-
Patent number: 8020072Abstract: The illustrative embodiments provide a computer implemented method and an apparatus for correcting data errors. An error correction unit receives data from a register. Responsive to receiving the data from the register, the error correction unit determines whether an error is present in the data. Responsive to identifying the error in the data, the error correction unit corrects the data to form corrected data. Responsive to correcting the error in the data, the error correction unit notifies a counter in the register to update.Type: GrantFiled: October 25, 2006Date of Patent: September 13, 2011Assignee: International Business Machines CorporationInventors: Christopher Michael Abernathy, Todd Alan Venton
-
Patent number: 7987408Abstract: In a data processing and buffering method, at least one read cycles are asserted to obtain at least one data, respectively, wherein each of the data includes at least one sub data and each data is specified with an address pointer and an enable bit array. When a certain sub data is received, the corresponding bit of the enable bit array is enabled. The corresponding sub data of the enabled bit is indicated by the address pointer.Type: GrantFiled: October 17, 2006Date of Patent: July 26, 2011Assignee: Via Technologies, Inc.Inventor: Chun-Yuan Su
-
Patent number: 7921350Abstract: A method for fault detection and localization calls for obtaining a data set, smoothing the data set, identifying a plurality of split points within the data set, fitting a piecewise linear function to the plurality of split points; and determining a residual between the function and the smoothed data set. Related systems and computer program products are disclosed and claimed.Type: GrantFiled: March 5, 2007Date of Patent: April 5, 2011Assignee: General Electric CompanyInventor: Neil Holger White Eklund
-
Patent number: 7917832Abstract: An apparatus for improving the data access reliability of flash memory is provided, including an instruction register, an address register, a flash memory control circuit, a data register, an encoder, an error correction code (ECC) generator, a signal converter, a comparator, an arbitrator, and a decoder. The instruction register and the address register are connected to a flash memory respectively for storing the access instructions and the addresses. The flash memory control circuit is connected to both instruction register and address register for controlling the access to the flash memory. The data register is connected to flash memory control circuit for loading data to be written to the flash memory. The encoder encodes the written data, and the ECC generator generates an ECC, which is written to the flash memory through the signal converter. The comparator and the arbitrator provide the comparison with ECC and informing decoder f suspicious bit values when data is read from the flash memory.Type: GrantFiled: May 11, 2007Date of Patent: March 29, 2011Assignee: Genesys Logic, Inc.Inventors: Jen-Wei Hsieh, Tei-Wei Kuo, Hsiang-Chi Hsieh
-
Patent number: 7853861Abstract: A data protection method of a storage device, applied in a computer having a storage device, is provided. The storage device is consisted of a plurality of blocks. The method includes the following steps. When a data containing a plurality of bit data is stored in the storage device in the computer, the stored bit data is checked bit by bit. If an incorrect bit data is checked, the data in the block containing the incorrect bit data is backed up to a reserved block. Therefore, the memory capacity of the storage device is not occupied while backing up data, so as to improve the reliability of the computer.Type: GrantFiled: February 15, 2007Date of Patent: December 14, 2010Assignee: Inventec CorporationInventors: Ying-Chih Lu, Chi-Tsung Chang
-
Patent number: 7840867Abstract: A method for performing an iterative n-dimensional decoding of a data structure comprising a data bit frame. The method includes receiving possibly errored data; computing syndromes in all the n dimensions in a single step; storing the first calculated syndromes; processing syndromes in a first dimension; correcting errors; and updating the syndromes which have been affected by the correction in the first dimension; and processing syndromes in all the possible dimensions up to the n-th one and, for each of the processed syndromes, correcting errors and updating the syndromes in all the dimensions which have been affected by the correction. The time required by each sub-iteration (from second sub-iteration on) will be progressively reduced. The number of iterations is increased without increasing the delay and processing complexity.Type: GrantFiled: November 22, 2004Date of Patent: November 23, 2010Assignee: AlcatelInventors: Silvio Cucchi, Sonia Rinaldi, Gianluca Macheda
-
Patent number: 7822965Abstract: A file switching method of a Basic Input/Output System (BIOS) file is disclosed. Upon a received read instruction, a timer for a predetermined timing is initiated, and a first data page having a requested data is read from a first BIOS file. An error correction check on the first data page is performed to check if any error in the first data page. If an error is occurred in the error correction check, repeating the step “reading the first data page”. If number of times of the repeating step exceeds a predetermined number, or if the predetermined timing is expired, a second data page having the requested data is read from a second BIOS file according to the read instruction.Type: GrantFiled: October 12, 2007Date of Patent: October 26, 2010Assignee: Via Technologies, Inc.Inventors: Xin-Xi Li, Shang-Zhi Wu, Xin-Ping Huang
-
Patent number: 7814361Abstract: Systems and methods for synchronizing redundant data in a storage array are disclosed. In accordance with a method, a pointer indicating the amount of data synchronized between a first storage resource to a second storage resource may be maintained and a power event may be detected. In response to the detection of the power event, an attempt may be made to flush a write cache associated with the second storage resource to transfer data from the write cache to a non-volatile storage area of the second storage resource. A determination may be made whether the attempt to flush the write cache is successful. In response to determining that the attempt to flush the write cache is successful, a flag may be set to indicate that the pointer accurately indicates the amount of data mirrored from the first storage resource to the non-volatile storage area of the second storage resource.Type: GrantFiled: October 12, 2007Date of Patent: October 12, 2010Assignee: Dell Products L.P.Inventors: Gabriel Higham, Srinivasan Kadathur
-
Patent number: 7774683Abstract: Improved memory devices, circuitry, and data methods are described that facilitate the detection and correction of data in memory systems or devices in combination with a stored record of known flaws, errors, or questionable data bits of a read memory row or block to allow for more efficient processing and correction of these errors. An embodiment of the present invention utilizes an erasure pointer that can store the location of N bad or questionable bits in the memory segment that is currently being read, where for each bit stored by the erasure pointer the embodiment also contains 2N ECC generators to allow the read data to be quickly checked with the known bad bits in each possible state. This allows the read data to then be easily corrected on the fly before it is transferred by selecting the bad bit state indicated by the ECC generator detecting an uncorrupted read.Type: GrantFiled: November 30, 2007Date of Patent: August 10, 2010Assignee: Micron Technology, Inc.Inventors: Brady L. Keays, Shuba Swaminathan, William H. Radke
-
Patent number: 7752526Abstract: The reliability of data is significantly increased without considerably increasing costs by performing minor data corrections within an information storage device and performing major error corrections in an information processing device. When a request to transfer user data for reading is issued from an information processing device, a control circuit transfers the user data and management data to an error detection circuit, which checks the user data for errors. If the user data contains no error, the control circuit notifies the information processing device that the user data can be transferred, and transfers it to the information processing device. If the user data contains errors, an X count error position and correction data calculation circuit uses the user data and the management data to calculate correction locations and correction data, and judges whether the correction locations are correctable.Type: GrantFiled: May 14, 2007Date of Patent: July 6, 2010Assignee: Renesas Technology Corp.Inventors: Shigemasa Shiota, Hiroyuki Goto, Hirofumi Shibuya, Fumio Hara, Kinji Mitani
-
Patent number: 7702025Abstract: In the case of transmitting a signal of at least three bits in one symbol, when receiving a retransmission request signal from a radio station of a communication partner, a transmission apparatus 10A retransmits only the bits (lower bits) that are susceptible to error, without retransmitting the bits (higher bits) that are not readily susceptible to error and that are obtained by processing in a modulation section 11. A reception apparatus 10B of the communication partner performs error correction processing using the bits (higher bits) and that are stored in memories 16 and 17 and that are not readily susceptible to error, and the bits that are obtained by retransmission and that are susceptible to error (lower bits).Type: GrantFiled: August 7, 2002Date of Patent: April 20, 2010Assignee: Panasonic CorporationInventor: Hiroaki Sudo
-
Patent number: 7634707Abstract: A method for error detection and correction (EDC) includes: generating a complete EDC code in response to a data packet; distributing the complete EDC code among the data packet to create a plurality of bytes, each including a data portion from the data packet and an EDC code portion from the complete EDC code; storing the bytes in a memory module; retrieving the bytes from the memory module; forwarding the data portions of the bytes retrieved from the memory module to a requesting device; providing the data portions of the bytes retrieved from the memory module to an EDC functional block; providing the EDC code portions of the bytes retrieved from the memory module to the EDC functional block; and performing error checking and correction in the EDC functional block upon receiving the complete EDC code from the provided EDC code portions.Type: GrantFiled: March 11, 2004Date of Patent: December 15, 2009Assignee: MoSys, Inc.Inventors: Wingyu Leung, Fu-Chieh Hsu
-
Publication number: 20090292974Abstract: Methods and apparatus are provided for improved iterative error-erasure decoding. A signal is decoded by obtaining a plurality of symbols associated with the signal and one or more corresponding reliability values; generating at least one erasure list comprised of L symbols and at least one shortened erasure list comprised of L? symbols, where L? is less than L; and constructing an erasure set by taking erasures from at least one of the erasure list and the shortened erasure list. A signal is also processed by generating one or more reliability values using a soft-output detector; generating an erasure list of symbols by comparing the reliability values to at least one reliability threshold value (or by sorting); and performing error erasure decoding using the erasure list. The size of the erasure list can optionally be adjusted using feedback information.Type: ApplicationFiled: July 31, 2009Publication date: November 26, 2009Applicant: AGERE SYSTEMS INC.Inventor: Erich Franz Haratsch
-
Patent number: 7596741Abstract: A network device is provided which can include logic associated with the operations of a data communications protocol stack. The logic can operate to receive a packet to the network device and apply a first error checking technique, having a first modification complexity, to a header of the packet. The logic can apply a second error checking technique, having a second modification complexity that is greater than the first modification complexity, to a body of the packet. A first verification key can be provided to a first header associated with the packet and a second verification key, having a different modification complexity from the first verification key, can be provided for a second header associated with the packet.Type: GrantFiled: April 11, 2005Date of Patent: September 29, 2009Assignee: Hewlett-Packard Development Company, L.P.Inventors: Bruce E. LaVigne, John A. Wickeraad, Jonathan M. Watts
-
Patent number: 7587657Abstract: Methods and apparatus are provided for improved iterative error-erasure decoding. A signal is decoded by obtaining a plurality of symbols associated with the signal and one or more corresponding reliability values; generating at least one erasure list comprised of L symbols and at least one shortened erasure list comprised of L? symbols, where L? is less than L; and constructing an erasure set by taking erasures from at least one of the erasure list and the shortened erasure list. A signal is also processed by generating one or more reliability values using a soft-output detector; generating an erasure list of symbols by comparing the reliability values to at least one reliability threshold value (or by sorting); and performing error erasure decoding using the erasure list. The size of the erasure list can optionally be adjusted using feedback information.Type: GrantFiled: April 29, 2005Date of Patent: September 8, 2009Assignee: Agere Systems Inc.Inventor: Erich Franz Haratsch
-
Publication number: 20090183054Abstract: An information recording medium, a recording and/or reproducing apparatus, and a recording and/or reproducing method in which an access time and a frequency of seek operations can be reduced in the information recording medium implementing logical overwrite, thereby allowing noise and power consumption to be reduced. The information recording medium includes: a first area in which user data is recorded and replacement data for replacing defect data among the user data by logical overwrite is recorded; and a second area in which the user data recorded in the first area is copied and recorded, wherein when the user data recorded in the first area is copied and recorded in the second area, the replacement data for replacing the defect data is copied and recorded in a location where the detect data would have been recorded.Type: ApplicationFiled: July 30, 2008Publication date: July 16, 2009Applicant: Samsung Electronics, Co., Ltd.Inventors: Joon-hwan KWON, Kyung-Geun Lee, Sung-hae Hwang
-
Publication number: 20090164872Abstract: A method for predicting and preventing uncorrectable errors that may occur while accessing memory in a computer system. The method involves detecting two or more correctable errors from two or more different physical addresses on each of two or more different bit positions from the same DIMM within a specified period of time, with all of the correctable errors occurring within the same checkword. The method also involves detecting two or more correctable errors from two or more different physical addresses on each of three or more different outputs from the same DRAM within a specified period of time, as long as the three outputs do not all correspond to the same relative bit position in their respective checkwords. This allows a computer system which encounters correctable errors to continue to reliably operate without the unnecessary replacement of functioning memory systems.Type: ApplicationFiled: December 21, 2007Publication date: June 25, 2009Applicant: Sun Microsystems, Inc.Inventors: Stephen A. Chessin, Louis Tsien
-
Publication number: 20090113272Abstract: Systems and/or methods that facilitate error correction of data are presented. An error correction code (ECC) control component facilitates enabling or disabling error correction of data being written to or read from memory, such as flash memory, based on ECC indicator data associated with a piece of data. The ECC control component can analyze data, parity code, and/or indicator data associated with the incoming data and/or data stored in the memory location where the incoming data is to be written to determine whether parity code can be written for the incoming data and/or whether error correction can be enabled with respect to the incoming data. Error correction can be enabled when an indicator bit associated with the data is unprogrammed (e.g., bit set to ‘1’ state) and can be disabled by programming the indicator bit (e.g., bit set to a ‘0’ state).Type: ApplicationFiled: October 30, 2007Publication date: April 30, 2009Applicant: SPANSION LLCInventors: Tat Hin Tan, Ed Bautista, Bryan W. Hancock, Jackson Huang, Allan Parker
-
Patent number: 7496826Abstract: A circuit and method for generating an Error Correcting Code (ECC) based on an adjacent symbol codeword that is formed in two clock phases among other techniques are described. In one embodiment, an apparatus is to comprise one or more logics to: generate a plurality of check bits based on a set of data, receive a codeword from a memory and to generate a syndrome based on the codeword, and to detect whether an error exists based on the syndrome. In another embodiment, a logic may classify the error if it exists. In a further embodiment, a logic may correct the error if it exists. Other embodiments are also disclosed.Type: GrantFiled: October 20, 2006Date of Patent: February 24, 2009Assignee: Intel CorporationInventor: Thomas J. Holman
-
Publication number: 20080301529Abstract: An apparatus, system, and method are disclosed for distinguishing correctable bit errors in memory. A bit error detection module detects a correctable bit error in memory. The correctable bit error is correctable using error-correcting code (“ECC”). A comparison module compares an error location indicator with a stored error location indicator. The error location indicator is a location of the correctable bit error. The stored error location indicator includes to at least one previously stored error location indicator of a previously detected correctable bit error. A storage module stores the error location indicator in response to the comparison module determining that the error location indicator differs from a stored error location indicator. A bit error counter module increases a random bit error counter if the comparison module determines that the error location indicator differs from a stored error location indicator and does not increase the random bit error counter otherwise.Type: ApplicationFiled: June 1, 2007Publication date: December 4, 2008Inventors: Carol Spanel, Andrew Dale Walls
-
Publication number: 20080301530Abstract: An apparatus and method are disclosed for distinguishing correctable bit errors in memory. A bit error detection module detects a correctable bit error in a memory in response to a READ operation. The correctable bit error is correctable using error-correcting code. The READ operation is generated during normal operation. A comparison module compares an error location indicator with a stored error location indicator. The error location indicator includes a memory location of the correctable bit error. The stored error location indicator corresponds to a previously stored error location indicator of a previous correctable bit error. A storage module stores the error location indicator if the comparison module determines that the error location indicator differs from a stored error location indicator. An error counter module increases an error counter corresponding to the error location indicator if the comparison module determines that the error location indicator matches a stored error location indicator.Type: ApplicationFiled: June 1, 2007Publication date: December 4, 2008Inventors: Carol Spanel, Andrew Dale Walls
-
Patent number: 7461320Abstract: A computer system includes a processor coupled to a DRAM through a memory controller. The processor switches the DRAM to a low power refresh mode in which DRAM cells are refreshed at a sufficiently low rate that data retention errors may occur. Prior to switching the DRAM to the low power refresh mode, the processor identifies a region of an array of DRAM cells that contains essential data that needs to be protected from such data retention errors. The processor then reads data from the identified region, and either the DRAM or the memory controller generates error checking and correcting syndromes from the read data. The syndromes are stored in the DRAM, and the low power refresh mode is then entered. Upon exiting the low power refresh mode, the processor again reads the data from the identified region, and the read data is checked and corrected using the syndromes.Type: GrantFiled: May 11, 2006Date of Patent: December 2, 2008Assignee: Micron Technology, Inc.Inventor: Dean A. Klein
-
Patent number: 7447974Abstract: A computer system includes a memory controller coupled to a memory module containing several DRAMs. The memory module also includes a non-volatile memory storing row addresses identifying rows containing DRAM memory cells that are likely to lose data during normal refresh of the memory cells. Upon power-up, the data from the non-volatile memory are transferred to a comparator in the memory controller. The comparator compares the row addresses to row addresses from a refresh shadow counter that identify the rows in the DRAMs being refreshed. When a row of memory cells is being refreshed that is located one-half of the rows away from a row that is likely to loose data, the memory controller causes the row that is likely to loose data to be refreshed. The memory controller also includes error checking circuitry for identifying the rows of memory cells that are likely to lose data during refresh.Type: GrantFiled: November 7, 2005Date of Patent: November 4, 2008Assignee: Micron Technology, Inc.Inventor: Dean A. Klein
-
Patent number: 7447973Abstract: A computer system includes a memory controller coupled to a memory module containing several DRAMs. The memory module also includes a non-volatile memory storing row addresses identifying rows containing DRAM memory cells that are likely to lose data during normal refresh of the memory cells. Upon power-up, the data from the non-volatile memory are transferred to a comparator in the memory controller. The comparator compares the row addresses to row addresses from a refresh shadow counter that identify the rows in the DRAMs being refreshed. When a row of memory cells is being refreshed that is located one-half of the rows away from a row that is likely to loose data, the memory controller causes the row that is likely to loose data to be refreshed. The memory controller also includes error checking circuitry for identifying the rows of memory cells that are likely to lose data during refresh.Type: GrantFiled: November 7, 2005Date of Patent: November 4, 2008Assignee: Micron Technology, Inc.Inventor: Dean A. Klein
-
REPAIR OF MEMORY HARD FAILURES DURING NORMAL OPERATION, USING ECC AND A HARD FAIL IDENTIFIER CIRCUIT
Publication number: 20080195888Abstract: A memory sub-system and a method for operating the same. The memory sub-system includes (a) a main memory, (b) an ECC circuit, (c) a hard fail identifier circuit, (d) a repair circuit, (e) a redundant memory, and (f) a threshold setting circuit. The ECC circuit is capable of (i) detecting a first bit fail, (ii) sending an error flag signal to the hard fail identifier circuit, (iii) sending a first location address, a first bit location of the first bit fail, and a repaired data from the first location address to the hard fail identifier circuit. The hard fail identifier circuit is capable of (i) determining the number of times of failure occurring at the first bit fail, (ii) determining whether the number of times of failure is equal to a predetermined threshold value, and (iii) if so, sending a threshold reached signal.Type: ApplicationFiled: April 18, 2008Publication date: August 14, 2008Inventor: Stephen Gerard Shuma -
Publication number: 20080168330Abstract: Various systems and methods for generating and/or ordering error indications are disclosed herein. In some cases, the error indication is used as an erasure pointer in a memory access system. As one particular example, a system for ordering erasure pointers is disclosed that includes a group of N sort cells, where N is a whole number. Each of the sort cells is operable to maintain a respective error indication that includes an error value and an associated error pointer. Further, the group of N sort cells is operable to receive an incoming error indication including error value and associated error pointer, and to update the error indication of one or more of the group of N sort cells based in part on the incoming error value. The system also includes a selector circuit that is operable to allow selectable access to each of the respective error pointers maintained in the group of N sort cells.Type: ApplicationFiled: January 8, 2007Publication date: July 10, 2008Inventors: Nils Graef, Erich F. Haratsch
-
Publication number: 20080155138Abstract: A system for data processing comprises a host circuit (104) and an integrated circuit (102), the host circuit (104) being external to the integrated circuit (102). The integrated circuit (102) includes a plurality of programming elements (300), each element (300) including a host interface (606) for receiving data and a first control signal from the host circuit (104), a control interface (604) for receiving a second control signal. Each element (300) includes a crosspoint switch (318), and a register array (628) for receiving and storing data from the crosspoint switch (318) according to the first and second control signals, for receiving and storing data from the host interface (606) according to the first and second control signals, and for communicating stored data to the crosspoint switch (318) according to the first and second control signals.Type: ApplicationFiled: December 20, 2006Publication date: June 26, 2008Inventors: JERRY WILLIAM YANCEY, YEA ZONG KUO
-
Patent number: 7310765Abstract: A system for detecting errors in received input data includes a first error detection circuit. The first error detection circuit is configured to receive the input data. The input data includes at least one of data and data with errors. The first error detection circuit is configured to generate a first error detection sequence in a first order. The system includes a second error detection circuit. The second error detection circuit is configured to receive the first error detection sequence and an error sequence. The error sequence is received in a second order that is different from the first order when there is data with errors. The second error detection circuit is configured to generate a second error detection sequence that indicates whether the error sequence is generated correctly.Type: GrantFiled: February 4, 2005Date of Patent: December 18, 2007Assignee: Marvell International Ltd.Inventors: Weishi Feng, Liang Zhang, Zhan Yu
-
Patent number: 7290197Abstract: Errors in data retrieved from a storage medium are corrected by retrieving a plurality of data blocks and a plurality of redundancy blocks associated with the plurality of data blocks from the storage medium. One or more data blocks retrieved from the storage medium having errors are identified and removed. When the number of data blocks identified as having errors is less than the number of retrieved redundancy blocks, one or more excess redundancy blocks are removed, and one or more retained redundancy blocks are kept from the retrieved redundancy blocks. One or more new redundancy blocks are generated based on the retrieved data blocks. One or more residual blocks are generated based on the one or more new redundancy blocks and the one or more retained redundancy blocks. One or more data blocks identified as having errors are corrected using the generated one or more residual blocks.Type: GrantFiled: June 3, 2003Date of Patent: October 30, 2007Assignee: Quantum CorporationInventor: Matt Ball
-
Patent number: 7284164Abstract: A disk drive comprising a read channel including a decoder and an EP unit, and a disk controller including an error correction unit is disclosed. The EP unit generates error positional information showing an error position among data output from the decoder. The disk controller has an EP buffer memory accumulating the error positional information. The error correction unit executes error correction by using highly accurate error positional information from the EP buffer memory.Type: GrantFiled: May 30, 2003Date of Patent: October 16, 2007Assignee: Kabushiki Kaisha ToshibaInventor: Kenji Yoshida
-
Patent number: 7277498Abstract: In the code word mapping operation of a radio communication system, mapping patterns are provided for different S/N ratios, the code word bits produced from a coder are not equally assigned to multi-level modulation bits, but weighted according to the resistance of multi-level modulation bits to error before being assigned, and the mapping patterns are switched in accordance with S/N. Since the code word mapping method is updated so that the error rate can be always minimized according to the situations of a propagation path and S/N ratio, communication can be made with high communication quality.Type: GrantFiled: July 29, 2002Date of Patent: October 2, 2007Assignee: Hitachi, Ltd.Inventors: Seishi Hanaoka, Takashi Yano
-
Patent number: 7266748Abstract: A method and system for error correcting C1/PI words using error locations detected by EFM/EFM+ decoder are provided. The method for channel decoding and error correcting includes: (a) setting up a channel code; (b) producing demodulated data including information data symbols and erasure flags by modulating channel data symbols, using the channel code; and (c) performing an error-erasure correction on the information data symbols of the demodulated data, using error locations indicated by the erasure flags. The system for channel decoding and error correcting includes a channel decoder with a channel code for producing the demodulated data having the information data symbols and the erasure flags by demodulating the channel data symbols, a memory for storing the demodulated data, and a decoding unit for performing an error-erasure correction on the information data symbols, using the error locations indicated by the erasure flags having a predetermined value.Type: GrantFiled: April 14, 2004Date of Patent: September 4, 2007Assignee: Samsung Electronics Co., Ltd.Inventor: Hyung-joon Kwon
-
Patent number: 7260848Abstract: A method for hardening an extensible firmware framework and system in which the framework is implemented. In accordance with the method, a resource access policy that defines rules to allow or disallow access to designated system resources, such as memory and I/O, is defined. During execution of firmware-based event handlers, event handler code may seek to access a designated system resource. In response thereto, access to the system resource may be determined based on a security status of a firmware-based event handler in consideration of any applicable rules defined by the resource access policy. For example, a resource access policy may allow only secure event handlers to access selected portions of memory, while preventing non-secure event handlers from accessing the same. In this manner, errant and malicious event handlers are prevented from damaging critical resources.Type: GrantFiled: April 10, 2002Date of Patent: August 21, 2007Assignee: Intel CorporationInventor: Vincent J. Zimmer
-
Patent number: 7231580Abstract: The reliability of data is significantly increased without considerably increasing costs by performing minor data corrections within an information storage device and performing major error corrections in an information processing device. When a request to transfer user data for reading is issued from an information processing device, a control circuit transfers the user data and management data to an error detection circuit, which checks the user data for errors. If the user data contains no error, the control circuit notifies the information processing device that the user data can be transferred, and transfers it to the information processing device. If the user data contains errors, an X count error position and correction data calculation circuit uses the user data and the management data to calculate correction locations and correction data, and judges whether the correction locations are correctable.Type: GrantFiled: November 18, 2003Date of Patent: June 12, 2007Assignee: Renesas Technology Corp.Inventors: Shigemasa Shiota, Hiroyuki Goto, Hirofumi Shibuya, Fumio Hara, Kinji Mitani
-
Patent number: 7213191Abstract: A system for securely storing data in a memory includes a memory (1) and a CPU (Central Processing Unit) (2). The memory is divided into a plurality of fixed-size blocks (10) for storing data. Each block includes a plurality of data pages (101), and a parity check page (102) storing check codes for checking and recovering byte data. Each data page includes a plurality of byte addresses for storing byte data including a CRC (Cyclic Redundancy Check), and a complement of the CRC in the hexadecimal system expressed as CRC?. The CPU is for calculating a CRC for each data page according to byte data of the data page, calculating a CRC? based on the CRC of the data page, and for identifying and correcting any incorrect bit data. A related method is also disclosed.Type: GrantFiled: September 27, 2004Date of Patent: May 1, 2007Assignee: Hon Hai Precision Industry Co., Ltd.Inventor: Kuo-Sheng Chao
-
Patent number: 7181669Abstract: A device and method for block code error correction. The device includes a block code input unit, an erasing address table, an error table and a decoder. The block code input unit is used to input a block code. The erasing address table and the error table have a plurality of erasing entities and error entities in rows and columns, respectively. The decoder decodes the block code in a row direction based on the erasing address table to find data errors on rows and update the error table, and updates the erasing address table in the row direction according to a first determination principle. Next, the decoder decodes the block code in a column direction based on the erasing address table to find data errors on columns and update the error table, and updates the erasing address table in the column direction according to a second determination principle.Type: GrantFiled: December 15, 2003Date of Patent: February 20, 2007Assignee: Sunplus Technology Co., Ltd.Inventors: Yu-Cheng Shen, Kuo-Ming Wang, Pei Yu, Cheng-Yueh Hsiao
-
Patent number: 7171607Abstract: When a special write command from a host is executed, switching is performed so that the data designated by the command will not be input to an ECC generator. In accordance with an erasure pointer setting command from the host, a programmable erasure pointer generator sets, in an erasure pointer memory, a special erasure pointer that indicates, as an error location, the location designated by the setting command. This pointer is used for erasure correction performed when the data written to a disk by the execution of the special write command is read in accordance with a normal read command.Type: GrantFiled: December 23, 2003Date of Patent: January 30, 2007Assignee: Kabushiki Kaisha ToshibaInventor: Masahiko Tsunoda
-
Patent number: 7168026Abstract: One aspect of the invention provides a novel scheme to preserve the failure state of a memory location. According to one embodiment, the data is read from a memory location in a read-destructive memory device. If the data is found to be valid (uncorrupted) it is written back to the memory location from where it was read in order to preserve it. If the data is found to be invalid (corrupted) then a failure codeword is written in the memory location to indicate a failure of the memory location. The failure codeword may be preselected or dynamically calculated so that it has a mathematical distance greater than all correctable data patterns.Type: GrantFiled: June 22, 2001Date of Patent: January 23, 2007Assignee: Intel CorporationInventors: John I. Garney, Robert W. Faber, Rick Coulson
-
Patent number: 7165195Abstract: An apparatus and method to facilitate validation and/or test of serial interfaces by analyzing error event types based at least in part on a code-stamp, compare engine logic and a memory for error capture.Type: GrantFiled: August 15, 2003Date of Patent: January 16, 2007Assignee: Intel CorporationInventor: Serge Bedwani
-
Patent number: 7051238Abstract: A method and system for nearly immediately trapping a failure-to-check-a-return-value error in a computer program. Modern processor architectures, such as the Intel® IA-64 processor architecture, provide for control speculation of load instructions, including 1-bit NAT registers, associated with general registers, that indicate occurrences of deferred exceptions arising during execution of control-speculative load instructions targeting the corresponding general registers. One embodiment of the present invention employs the NAT registers associated with general-purpose registers to distinguish special values, often indicating error conditions, stored in general-purpose registers serving to store the return values of functions and routines.Type: GrantFiled: July 30, 2002Date of Patent: May 23, 2006Assignee: Hewlett-Packard Development Company, L.P.Inventors: Robert D. Gardner, Bret A. McKee, Chris D. Hyser
-
Patent number: 7020810Abstract: System and methods for propagating error status over an error checking and correcting (ECC) protected channel. A first device receives data and an error status associated with the data. The first device generates check bits for the data based on a first ECC code and combines the check bits with the data to form one or more code words. The first device sends the code words across the channel where the first device inserts a triple error into a nibble of at least one codeword sent if the error status indicated an uncorrectable error. A second device connected to the channel receives the code words sent across the channel. The second device detects triple errors within a nibble of any code word and any other single error in the code word using a second ECC code, where the second ECC code is the first ECC code with columns for check bits inserted.Type: GrantFiled: July 10, 2003Date of Patent: March 28, 2006Assignee: Intel CorporationInventor: Thomas J. Holman
-
Patent number: 6981197Abstract: An enhanced interleave type error correction method is provided in which decoding of an enhanced interleave block is done. Subsequently the decoding may be done by decoding the estimated codewords multiple times using a single error correction code. In addition, a decoder and a digital communication system for implementing the enhanced interleave type error correction method are provided.Type: GrantFiled: January 23, 2002Date of Patent: December 27, 2005Assignee: Seagate Technology LLCInventors: Bin Liu, Edmun ChianSong Seng, UttHeng Kan
-
Patent number: 6874117Abstract: A memory control device and a method of controlling memory transfer. The memory control device has a command decoding device, a compare logic device, a decision device, a frame buffer decode device, a frame buffer range device and a command routing device. The frame buffer range device is used to determine if the access address pointed to a graphic memory. The command-decoding device and the compare logic device are used to determine if the access address points to a memory bank range having an error-check-correction function. The decision device is used to determine if the access address points to a memory bank range having error-check-correction function but outside the graphic memory range. If the access address points to a memory bank range having error-check-correction function but outside the graphic memory range, a memory access command with error checking and correction of data is executed.Type: GrantFiled: February 6, 2002Date of Patent: March 29, 2005Assignee: VIA Technologies, Inc.Inventors: Eric Yean-Liu Chang, Hsiang-I Huang
-
Patent number: 6868517Abstract: Method and apparatus for detecting errors in data read from a data storage medium include an error correction step/device which receives at least one of (i) data and (ii) data with errors, from the data storage medium, and outputs an error sequence in a first order in the case where data with errors is received. A first CRC step/device receives the at least one of (i) data and (ii) data with errors from the data storage medium, and outputs a CRC checksum in a second order different from said first order. A second CRC step/device receives both the error sequence and the CRC checksum, and outputs another CRC checksum indicative of whether the correction device or step has generated a correct error sequence. Preferably, a first CRC is coupled parallel to a Reed-Soloman decoder, and a second CRC is coupled in series with the first CRC and so as to receive the output of the R-S decoder.Type: GrantFiled: April 8, 2002Date of Patent: March 15, 2005Assignee: Marvell International Ltd.Inventors: Weishi Feng, Liang Zhang, Zhan Yu
-
Publication number: 20040243910Abstract: The technique in accordance with the invention includes receiving data units from a bus. Each data unit is received from the bus at a different time. The method includes, for each data unit, concurrently generating a first indication of a content of the data unit and a second indication of a content of one of the data units received from the bus prior to the data unit.Type: ApplicationFiled: May 29, 2003Publication date: December 2, 2004Inventor: Gordon R. McLeod
-
Publication number: 20040093551Abstract: Data difficult to be written to a target sector (write) of a hard disk is recorded to a MRAM. The target sector (write) to which the write has been difficult is checked in a background of performing data write to the next target sector (write). When there is no error, the data stored in the MRAM is written to the target sector (write) of the hard disk. When there is any error, the data stored in the MRAM is written to an alternative sector of the hard disk. Data difficult to be read from a target sector (read) of the hard disk is recorded to the MRAM. The target sector (read) from which the read has been difficult is checked in a background of performing data read from the next target sector (read). When there is any error, the data stored in the MRAM is written to an alternative sector of the hard disk.Type: ApplicationFiled: August 11, 2003Publication date: May 13, 2004Inventor: Hideo Asano
-
Patent number: 6735733Abstract: A method for the correction of an erroneous bit in a string of bits includes providing, in the string of bits, for a first parity bit computed from the other bits of the string of bits at a point in time when the erroneous bit was valid. The correct value of the erroneous bit is computed by using the other bits of the string of bits comprising the parity bit. The erroneous bit is then replaced by its correct value. The method is applicable to error correction circuits in EEPROM memories.Type: GrantFiled: December 15, 2000Date of Patent: May 11, 2004Assignee: STMicroelectronics SAInventor: Francesco La Rosa
-
Publication number: 20040088614Abstract: A defect management system allows the usage of memory devices with a plurality of defective memory cells to be used for data storage. The system is especially suitable for the storage of streaming media data. The defect management system provides significant manufacturing costs benefits to products that store significant quantities of data in solid state memory, such as MP3 players or MPEG-4 video players. A non-volatile memory stores a map of defective areas within the memory devices that is generated using in Built In Self Test (BIST) procedure. The system employed are low overhead and can be realise in software code or a hardware implementation. The technique can be applied to a very wide range memory technologies include DRAM, Flash, FeRAM and MRAM.Type: ApplicationFiled: November 1, 2002Publication date: May 6, 2004Inventor: Ting-Chin Wu