Patents Represented by Attorney IP & T Group LLP
  • Patent number: 8284611
    Abstract: A method of operating a nonvolatile memory device includes precharging bit lines coupled to strings, supplying a first verification voltage to a selected word line and supplying a pass voltage to word lines other than the selected word line, supplying a first sense pulse to switching elements coupled between the bit lines and sense nodes and detecting memory cells, each having a threshold voltage higher than the first verification voltage, supplying a second verification voltage higher than the first verification voltage to the selected word line and supplying the pass voltage to the word lines other than the selected word line, and supplying a second sense pulse to the switching elements and detecting memory cells, each having a threshold voltage higher than the second verification voltage.
    Type: Grant
    Filed: June 29, 2010
    Date of Patent: October 9, 2012
    Assignee: Hynix Semiconductor Inc.
    Inventor: Eun Joung Lee
  • Patent number: 8283658
    Abstract: A semiconductor device includes a conductive layer formed in the junction region and a boundary layer arranged to wrap a side and a bottom of the conductive layer.
    Type: Grant
    Filed: June 29, 2010
    Date of Patent: October 9, 2012
    Assignee: Hynix Semiconductor Inc.
    Inventor: Ki-Beom Choe
  • Patent number: 8284614
    Abstract: A semiconductor memory device includes a refresh counter for counting a refresh signal and outputting a refresh address in response to an active mode signal enabled in an active mode, an external address input buffer for buffering an external address to output an internal address in response to a mode selection signal enabled in an external address refresh mode, an address selector for outputting the refresh address from the refresh counter as a selection row address in a normal refresh mode and outputting the internal address from the external address input buffer as the selection row address in the external address refresh mode in response to the refresh signal and the mode selection signal, and a row address decoder for generating a row address selection signal for sequentially accessing word lines by decoding the selection row address.
    Type: Grant
    Filed: December 28, 2010
    Date of Patent: October 9, 2012
    Assignee: Hynix Semiconductor Inc.
    Inventor: Young-Bo Shim
  • Patent number: 8284615
    Abstract: A refresh control circuit for a semiconductor memory device includes a refresh controller configured to control the number of times a refresh signal is enabled during one refresh period in response to a refresh mode entering signal which indicates the start of a refresh mode, and a mode determination signal having refresh mode information, a refresh counter configured to output a row address for a refresh operation by counting the refresh signal in response to an active signal enabled in an active mode, and a row address decoder configured to decode the row address to generate a row address selection signal for sequentially accessing word lines within a cell array.
    Type: Grant
    Filed: December 28, 2010
    Date of Patent: October 9, 2012
    Assignee: Hynix Semiconductor Inc.
    Inventor: Young-Bo Shim
  • Patent number: 8284618
    Abstract: A data input device of a semiconductor memory apparatus includes: a differential amplifier configured to compare an input to a reference voltage and output a differential signal based on the comparison; and a control circuit configured to adjust a current driving capacity of the differential amplifier by turning on a first current path connected to the differential amplifier in response to a first enable signal and turning off a second current path connected to the differential amplifier in response to a second enable signal in a standby mode, wherein, during a time that a plurality of external command signals toggle back and forth between a status of all being high signals and a status of all being low signals repeatedly, the second enable signal is controlled to be maintained at a low state signal.
    Type: Grant
    Filed: June 24, 2009
    Date of Patent: October 9, 2012
    Assignee: Hynix Semiconductor Inc.
    Inventors: Ki-Ho Kim, Young-Jun Ku
  • Patent number: 8283787
    Abstract: A semiconductor device includes a through-silicon-via arranged to couple a plurality of stacked semiconductor chips, an interconnection line coupled to the through-silicon-via at one side and arranged to couple the through-silicon-via to the semiconductor chip, an internal interconnection line disposed at the other side of the interconnection line and intersected with the interconnection line, and at least one first contact disposed to couple the internal interconnection line to the interconnection line. A region of the interconnection line in which the internal interconnection line is disposed is equally divided, and an area between the divided regions is removed.
    Type: Grant
    Filed: July 9, 2010
    Date of Patent: October 9, 2012
    Assignee: Hynix Semiconductor Inc.
    Inventors: Won-John Choi, Su-Hyun Kim
  • Patent number: 8286055
    Abstract: A nonvolatile memory device includes a memory cell array configured to comprise memory cells coupled by bit lines and word lines, a page buffer unit configured to comprise page buffers and flag latches, wherein the page buffers, coupled to one or more of the bit lines, each are configured to comprise a plurality of latches for storing logic operation results for error correction and configured to store data read using a read voltage, and the flag latches each are configured to classify the page buffers into some page buffer groups each having a predetermined number and to store flag information indicating whether an error has occurred in each group, and an error detection code (EDC) checker configured to determine whether an error has occurred in each of the page buffer groups.
    Type: Grant
    Filed: December 28, 2009
    Date of Patent: October 9, 2012
    Assignee: Hynix Semiconductor Inc.
    Inventor: Jun Rye Rho
  • Patent number: 8279675
    Abstract: A nonvolatile memory device including a bit line voltage supply unit configured to supply a power source voltage, a second voltage in which a second reference voltage has been subtracted from a third reference voltage, or a third voltage in which a first reference voltage has been subtracted from the third reference voltage according to data stored in a first latch unit, a second latch unit, and a third latch unit included in a page buffer, and a bit line voltage setting unit configured to transfer a voltage of 0 V or an output voltage of the bit line voltage supply unit to a bit line according to the data stored in the first, second, and third latch units.
    Type: Grant
    Filed: November 19, 2009
    Date of Patent: October 2, 2012
    Assignee: Hynix Semiconductor Inc.
    Inventors: Ju Yeab Lee, Keon Soo Shim
  • Patent number: 8278185
    Abstract: A method for forming a device isolation layer of a semiconductor device or a non-volatile memory device is provided. A method for forming a device isolation layer of a semiconductor device includes: forming trenches having a first predetermined depth by etching a substrate; forming a first insulation layer having a second predetermined depth inside the trenches; forming a liner oxide layer having a predetermined thickness on internal walls of the trenches with the first insulation layer formed therein; and forming a second insulation layer for forming a device isolation layer over the substrate with the liner oxide layer formed therein, wherein the second insulation layer has a lower etch rate than that of the first insulation layer.
    Type: Grant
    Filed: May 28, 2009
    Date of Patent: October 2, 2012
    Assignee: Hynix Semiconductor Inc.
    Inventors: Jae-Hyoung Koo, Jin-Woong Kim, Mi-Ri Lee, Chi-Ho Kim, Jin-Ho Bin
  • Patent number: 8279676
    Abstract: A method of operating a nonvolatile memory device includes reading data stored in a main cell and a flag cell using a first read voltage, the nonvolatile memory device comprising the main cell for storing data including a least significant bit (LSB) and a most significant bit (MSB), and the flag cell for determining a program state of the main cell, determining a program state of the main cell based on the data read from the flag cell, reading data stored in the main cell and the flag cell using a second read voltage if a MSB page program has been performed on the main cell, and reading data stored in the main cell using a third or a fourth read voltage based on the data read from the flag cell using the second read voltage, if a threshold voltage of the main cell shifts.
    Type: Grant
    Filed: May 14, 2010
    Date of Patent: October 2, 2012
    Assignee: Hynix Semiconductor Inc.
    Inventors: Tai Sik Shin, Kwang Ho Baek
  • Patent number: 8278223
    Abstract: A method for forming a hole pattern includes forming a hard mask layer for a hole pattern over an etch target layer, forming pillar patterns having a gap therebetween over the hard mask layer for a hole pattern, forming spacer patterns on sidewalls of the pillar patterns, removing the pillar patterns between the spacer patterns, and etching the hard mask layer for a hole pattern by using the spacer patterns as etch barriers.
    Type: Grant
    Filed: May 11, 2010
    Date of Patent: October 2, 2012
    Assignee: Hynix Semiconductor Inc.
    Inventor: Sang-Kil Kang
  • Patent number: 8279698
    Abstract: A semiconductor memory device includes first and second sub-memory-cell areas configured to form a memory cell matrix and include a first bit line and a second bit line respectively to form a data transfer path corresponding to a predetermined memory cell, an additional bit line configured to cross the first sub-memory-cell area and form a data transfer path by being connected with the second bit line and a sensing and amplifying unit configured to sense and amplify data inputted through the additional bit line and the first bit line.
    Type: Grant
    Filed: October 31, 2011
    Date of Patent: October 2, 2012
    Assignee: Hynix Semiconductor Inc.
    Inventor: Joong-Ho Lee
  • Patent number: 8279678
    Abstract: A method of performing a program verification operation in a nonvolatile memory device includes storing program data, programmed into a selected memory cell of a memory cell block, in a page buffer which is coupled to a bit line of the memory cell block via a sense node, controlling a voltage level of the sense node in response to a value of the program data, changing the voltage level of the sense node in response to a program state of the selected memory cell coupled to the bit line, and performing a program verification operation on the selected memory cell by sensing the voltage level of the sense node.
    Type: Grant
    Filed: April 21, 2010
    Date of Patent: October 2, 2012
    Assignee: Hynix Semiconductor Inc.
    Inventors: Kyu Hee Lim, Seong Je Park
  • Patent number: 8274770
    Abstract: A semiconductor device includes a pads for receiving a reference voltage and input signals from an external device, a unit gain buffer for receiving the reference voltage as an input, input buffers for identifying a corresponding one of the input signals based on an internal reference voltage outputted from the unit gain buffer, external electrostatic discharge protectors connected to a transmission path of the reference voltage and transmission paths of input signals, and internal electrostatic discharge protectors connected to the transmission path of the reference voltage and the transmission paths of the input signals.
    Type: Grant
    Filed: December 31, 2008
    Date of Patent: September 25, 2012
    Assignee: Hynix Semiconductor Inc.
    Inventor: Chang-Ho Do
  • Patent number: 8274856
    Abstract: A semiconductor device including an internal voltage generator circuit that provides an internal voltage having a different level depending on the operation speed is provided. The semiconductor device includes an internal voltage generator circuit configured to receive operation speed information to generate an internal voltage having a different level depending on the operation speed; and an internal circuit operated using the internal voltage.
    Type: Grant
    Filed: June 30, 2008
    Date of Patent: September 25, 2012
    Assignee: Hynix Semiconductor Inc.
    Inventor: Sang-Jin Byeon
  • Patent number: 8275934
    Abstract: A nonvolatile memory device includes first and second registers configured to store parameters received via an input/output (IO) unit, a microcontroller configured to control an operation of the nonvolatile memory device according to the parameter stored in the first register, and a control logic unit configured to, when a parameter is received via the IO unit while the microcontroller performs an internal operation, store the received parameter in the second register.
    Type: Grant
    Filed: December 23, 2009
    Date of Patent: September 25, 2012
    Assignee: Hynix Semiconductor Inc.
    Inventor: Myung Su Kim
  • Patent number: 8274321
    Abstract: A fuse circuit includes a control signal generation unit configured to generate a control signal that is enabled after a moment when a power-up signal is enabled, a potential control unit configured to control potentials of both ends of a fuse in response to the control signal, and a fuse output unit configured to be initialized in response to the power-up signal and output a fuse signal in response to whether the fuse is cut or not.
    Type: Grant
    Filed: November 30, 2010
    Date of Patent: September 25, 2012
    Assignee: Hynix Semiconductor Inc.
    Inventors: Sung-Soo Chi, Ki-Chang Kwean, Woo-Young Lee
  • Patent number: 8268726
    Abstract: A method for fabricating a semiconductor device includes forming a plurality of plugs over a die region and an edge bead removal (EBR) region of a wafer, forming metal lines coupled to the plugs, removing the metal lines in the EBR region, forming an inter-layer dielectric layer over the wafer, and forming a plurality of contact holes that expose the metal lines by selectively etching the inter-layer dielectric layer through a dry etch process using a plasma etch device.
    Type: Grant
    Filed: July 9, 2010
    Date of Patent: September 18, 2012
    Assignee: Hynix Semiconductor Inc.
    Inventors: Hae-Jung Lee, Kang-Pok Lee, Kyeong-Hyo Lee
  • Patent number: 8270236
    Abstract: A semiconductor memory device includes a plurality of memory banks each having a plurality of memory cell arrays, a plurality of sense amplification units corresponding to the memory banks, configured to sense data corresponding to a selected memory cell to amplify the sensed data, and a common delay unit configured to delay a plurality of respective bank active signals activated in correspondence with the memory banks by a predetermined time to generate an operation control signal for controlling the sense amplification units.
    Type: Grant
    Filed: May 1, 2009
    Date of Patent: September 18, 2012
    Assignee: Hynix Semiconductor Inc.
    Inventor: Hyuck-Soo Yoon
  • Patent number: 8270221
    Abstract: A nonvolatile memory device includes a cell string, including a drain select transistor coupled to a bit line, a source select transistor coupled to a common source line, and memory cells coupled in series between the drain select transistor and the source select transistor, a latch unit, including a first latch for storing a detection result of a threshold voltage of a second memory cell adjacent to a first memory cell selected from among the memory cells and a second latch for storing a detection result of a threshold voltage of the first memory cell, and a first reset unit electrically coupled between the first and second latches and configured to reset the second latch, during a time in which a read operation is performed on the first memory cell, in response to a first reset signal and the detection result stored in the first latch.
    Type: Grant
    Filed: May 14, 2010
    Date of Patent: September 18, 2012
    Assignee: Hynix Semiconductor Inc.
    Inventor: Ju Yeab Lee