Patents Assigned to NEC Electronics
-
Publication number: 20130143386Abstract: A method of filling shallow trenches is disclosed. The method includes: successively forming a first oxide layer and a second oxide layer over the surface of a silicon substrate where shallow trenches are formed in; etching the second oxide layer to form inner sidewalls with an etchant which has a high etching selectivity ratio of the second oxide layer to the first oxide layer; growing a high-quality pad oxide layer by thermal oxidation after the inner sidewalls are removed; and filling the trenches with an isolation dielectric material. By using this method, the risk of occurrence of junction spiking and electrical leakage during a subsequent process of forming a metal silicide can be reduced.Type: ApplicationFiled: December 5, 2012Publication date: June 6, 2013Applicant: SHANGHAI HUA NEC ELECTRONICS CO., LTD.Inventor: Shanghai Hua Nec Electronics Co., Ltd.
-
Patent number: 8455975Abstract: A parasitic PNP bipolar transistor, wherein a base region includes a first and a second region; the first region is formed in an active area, has a depth larger than shallow trench field oxides, and has its bottom laterally extended into the bottom of the shallow trench field oxides on both sides of an active area; the second region is formed in an upper part of the first region and has a higher doping concentration; an N-type and a P-type pseudo buried layer is respectively formed at the bottom of the shallow trench field oxides; a deep hole contact is formed on top of the N-type pseudo buried layer to pick up the base; the P-type pseudo buried layer forms a collector region separated from the active area by a lateral distance; an emitter region is formed by a P-type SiGe epitaxial layer formed on top of the active area.Type: GrantFiled: September 8, 2011Date of Patent: June 4, 2013Assignee: Shanghai Hua Hong NEC Electronics Co., Ltd.Inventors: Donghua Liu, Wensheng Qian
-
Publication number: 20130130486Abstract: A method of forming silicide layers is disclosed, the method including: providing a silicon substrate which includes at least one first region and at least one second region; depositing a dielectric layer over the silicon substrate; forming at least one opening having a great width/depth ratio in the dielectric layer above the at least one first region, and forming at least one opening having a small width/depth ratio in the dielectric layer above the at least one second region; depositing a metal and performing a high-temperature annealing to form a thick silicide layer in each of the at least one opening above each of the at least one first region and to form a thin silicide layer in each of the at least one opening above each of the at least one second region; removing the remaining metal not formed into the silicide layers.Type: ApplicationFiled: November 16, 2012Publication date: May 23, 2013Applicant: Shanghai Hua Hong Nec Electronics Co., LTD.Inventor: Shanghai Hua Hong Nec Electronics Co., LTD.
-
Publication number: 20130130504Abstract: A method of manufacturing non-photosensitive polyimide passivation layer is disclosed. The method includes: spin-coating a non-photosensitive polyimide layer over a wafer and baking it; depositing a silicon dioxide thin film thereon; spin-coating a photoresist layer over the silicon dioxide thin film and baking it; exposing and developing the photoresist layer to form a photoresist pattern; etching the silicon dioxide thin film by using the photoresist pattern as a mask; removing the patterned photoresist layer; dry etching the non-photosensitive polyimide layer by using the patterned silicon dioxide thin film as a mask; removing the patterned silicon dioxide thin film; and curing to form a imidized polyimide passivation layer. The method addresses issues of the traditional non-photosensitive polyimide process, including aluminum corrosion by developer, tapered profile of non-photosensitive polyimide layer and generation of photoresist residues.Type: ApplicationFiled: November 20, 2012Publication date: May 23, 2013Applicant: SHANGHAI HUA HONG NEC ELECTRONICS CO., LTD.Inventor: Shanghai Hua Hong NEC Electronics Co., Ltd.
-
Publication number: 20130126945Abstract: An ultra high voltage silicon-germanium (SiGe) heterojunction bipolar transistor (HBT) is disclosed, in which, a collector region is formed between two isolation structures; a pseudo buried layer is formed under each isolation structure and each side of the collector region is connected with a corresponding pseudo buried layer; a SiGe field plate is formed on each of the isolation structures; each pseudo buried layer is picked up by a first contact hole electrode and each SiGe field plate is picked up by a second contact hole electrode; and each first contact hole electrode is connected to its adjacent second contact hole electrode and the two contact hole electrodes jointly serve as an emitter. A manufacturing method of the ultra high voltage SiGe HBT is also disclosed.Type: ApplicationFiled: November 19, 2012Publication date: May 23, 2013Applicant: SHANGHAI HUA HONG NEC ELECTRONICS CO., LTD.Inventor: Shanghai Hua Hong Nec Electronics Co., Ltd.
-
Publication number: 20130119384Abstract: A parasitic lateral PNP transistor is disclosed, in which, an N-type implanted region formed in each of two adjacent active regions forms a base region; a P-type doped polysilicon pseudo buried layer located under a shallow trench field oxide region between the two active regions serves as an emitter; and a P-type doped polysilicon pseudo buried layer located under each of the shallow trench field oxide regions on the outer side of the active regions serves as a collector region. The transistor has a C-B-E-B-C structure which alters the current path in the base region to a straight line, which can improve the current amplification capacity of the transistor and thus leads to a significant improvement of its current gain and frequency characteristics, and is further capable of reducing the area and increasing current intensity of the transistor. A manufacturing method of the parasitic lateral PNP transistor is also disclosed.Type: ApplicationFiled: November 15, 2012Publication date: May 16, 2013Applicant: SHANGHAI HUA NEC ELECTRONICS CO., LTD.Inventor: Shanghai Hua Nec Electronics Co., Ltd.
-
Patent number: 8441887Abstract: A decoding circuit withstanding high voltage via a low-voltage MOS transistor, where negative high voltage that can be withstood can be as high as double what the transistor itself can withstand via two-stage CMOS inverters connected serially. When the negative high voltage is withstood, the source of a PMOS transistor in the CMOS inverter is switched to high resistance, and the substrate to the ground; the source of an NMOS transistor in the first CMOS inverter is connected with a half negative high voltage, and the source of an NMOS transistor in the second CMOS inverter with a negative high voltage; the first CMOS inverter, whose output is the half negative high voltage, is grounded at its input terminal, and output of the second CMOS inverter is the negative high voltage.Type: GrantFiled: December 28, 2011Date of Patent: May 14, 2013Assignee: Shanghai Hua Hong Nec Electronics Company, Ltd.Inventors: Nan Wang, Guoyou Feng
-
Patent number: 8440529Abstract: The present invention discloses a method of manufacturing superjunction structure, which comprises: step 1, grow an N type epitaxial layer on a substrate having a (100) or (110) oriented surface; step 2, etch the N type epitaxial layer to form trenches therein; step 3, fill the trenches by P type epitaxial growth in the trenches by using a mixture of silicon source gas, halide gas, hydrogen gas, and doping gas. By using the manufacturing method according to the present invention, no void or only small voids are formed in the trenches after trench filling.Type: GrantFiled: March 29, 2011Date of Patent: May 14, 2013Assignee: Shanghai Hua Hong NEC Electronics Co., Ltd.Inventors: Jiquan Liu, Xuan Xie
-
Patent number: 8441333Abstract: A stacked inductor with different metal thickness and metal width. The stacked inductor comprises top and bottom metal traces which are aligned with each other. The thickness and width of the top and bottom metal traces are different. The top and bottom metal traces are connected at the end of metal trace with via holes. The inductance is increased with the use of the mutual inductance between top and bottom metal layers The parasitic resistor is reduced due to the difference of the top and bottom metal widths.Type: GrantFiled: December 1, 2010Date of Patent: May 14, 2013Assignee: Shanghai Hua Hong NEC Electronics Company, LimitedInventors: Tzuyin Chiu, Xiangming Xu, Miao Cai
-
Publication number: 20130113021Abstract: A silicon-germanium (SiGe) heterojunction bipolar transistor (HBT) having a deep pseudo buried layer is disclosed. The SiGe HBT includes isolation structures formed in trenches, first pseudo buried layers and second pseudo buried layers, and a collector region. The first pseudo buried layers are formed under the respective trenches and the second pseudo buried layers are formed under the first pseudo buried layers, with each first pseudo buried layer vertically contacting with a second pseudo buried layer. The second pseudo buried layers are laterally connected to each other, and the collector region is surrounded by the trenches, the first pseudo buried layers and the second pseudo buried layers. The cross section of each of the trenches has a regular trapezoidal shape, namely, each trench's width of its top is smaller than that of its bottom. A manufacturing method of the SiGe HBT is also disclosed.Type: ApplicationFiled: November 8, 2012Publication date: May 9, 2013Applicant: SHANGHAI HUA HONG NEC ELECTRONICS CO., LTD.Inventor: Shanghai Hua Hong Nec Electronics Co., Ltd.
-
Publication number: 20130113022Abstract: A silicon-germanium (SiGe) heterojunction bipolar transistor (HBT) is disclosed, which includes: two isolation structures each being formed in a trench; a set of three or more pseudo buried layers formed under each trench with every adjacent two pseudo buried layers of the set being vertically contacted with each other; and a collector region. In this design, the lowermost pseudo buried layers of the two sets are laterally in contact with each other, and the collector region is surrounded by the two isolation structures and the two sets of pseudo buried layers. As the breakdown voltage of a SiGe HBT according to the present invention is determined by the distance between an uppermost pseudo buried layer and the edge of an active region, SiGe HBTs having different breakdown voltages can be achieved. A manufacturing method of the SiGe HBT is also disclosed.Type: ApplicationFiled: November 8, 2012Publication date: May 9, 2013Applicant: SHANGHAI HUA HONG NEC ELECTRONICS CO., LTD.Inventor: SHANGHAI HUA HONG NEC ELECTRONICS CO.
-
Publication number: 20130113078Abstract: A PIS capacitor in a SiGe HBT process is disclosed, wherein the PIS capacitor includes: a silicon substrate; a P-well and shallow trench isolations formed in the silicon substrate; a P-type heavily doped region formed in an upper portion of the P-well; an oxide layer and a SiGe epitaxial layer formed above the P-type heavily doped region; spacers formed on sidewalls of the oxide layer and the SiGe epitaxial layer; and contact holes for picking up the P-well and the SiGe epitaxial layer and connecting each of the P-well and the SiGe epitaxial layer to a metal wire. A method of manufacturing the PIS capacitor is also disclosed. The PIS capacitor of the present invention is manufactured by using SiGe HBT process, thus providing one more device option for the SiGe HBT process.Type: ApplicationFiled: September 13, 2012Publication date: May 9, 2013Applicant: SHANGHAI HUA HONG NEC ELECTRONICS CO., LTD.Inventors: Donghua Liu, Wenting Duan, Wensheng Qian, Jun Hu, Jing Shi
-
Publication number: 20130113104Abstract: A structure for picking up a buried layer is disclosed. The buried layer is formed in a substrate and has an epitaxial layer formed thereon. One or more isolation regions are formed in the epitaxial layer. The structure for picking up the buried layer includes a contact-hole electrode formed in each of the isolation regions. A bottom of the contact-hole electrode is in contact with the buried layer. As the structure of the present invention is formed in the isolation region without occupying any portion of the active region, its size is much smaller than that of a sinker region of the prior art. Therefore, device area is tremendously reduced. Moreover, as the contact-hole electrode picks up the buried layer by a metal contact, the series resistance of the device can be greatly reduced. A method of forming the above structure is also disclosed.Type: ApplicationFiled: November 7, 2012Publication date: May 9, 2013Applicant: SHANGHAI HUA HONG NEC ELECTRONICS CO., LTD.Inventor: Shanghai Hua Hong Nec Electronics Co., Ltd.
-
Publication number: 20130113020Abstract: A SiGe HBT is disclosed, which includes: a silicon substrate; shallow trench field oxides formed in the silicon substrate; a pseudo buried layer formed at bottom of each shallow trench field oxide; a collector region formed beneath the surface of the silicon substrate, the collector region being sandwiched between the shallow trench field oxides and between the pseudo buried layers; a polysilicon gate formed above each shallow trench field oxide having a thickness of greater than 150 nm; a base region on the polysilicon gates and the collector region; emitter region isolation oxides on the base region; and an emitter region on the emitter region isolation oxides and a part of the base region. The polysilicon gate is formed by gate polysilicon process of a MOSFET in a CMOS process. A method of manufacturing the SiGe HBT is also disclosed.Type: ApplicationFiled: September 13, 2012Publication date: May 9, 2013Applicant: SHANGHAI HUA HONG NEC ELECTRONICS CO., LTD.Inventors: Donghua Liu, Wenting Duan, Wensheng Qian, Jun Hu, Jing Shi
-
Publication number: 20130099351Abstract: A bipolar transistor is disclosed, which includes a collector region, a base region, an emitter region and field plates. Each field plate is present in a structure of a flat sidewall covering one side face of the active region so that it also covers the collector region from one side. The field plate has its surface parallel to the side face of the active region and is isolated from the side face of the active region by a pad oxide layer. The field plate has its top lower than the surface of the active region. The bipolar transistor is capable of improving the breakdown voltage of the device without increasing the collector resistance or deteriorating the frequency characteristic. A method of manufacturing bipolar transistor is also disclosed.Type: ApplicationFiled: October 23, 2012Publication date: April 25, 2013Applicant: SHANGHAI HUA HONG NEC ELECTRONICS CO., LTDInventor: SHANGHAI HUA HONG NEC ELECTRONICS CO., LTD
-
Publication number: 20130099288Abstract: A silicon-germanium (SiGe) heterojunction bipolar transistor (HBT) is disclosed, in which a shallow trench is formed of a first shallow trench and a second shallow trench vertically joined together in the active region, the second shallow trench being located directly under the first shallow trench and having a width less than that of the first shallow trench; a pseudo buried layer is formed surrounding the bottom and side walls of the second shallow trench and is in contact with the collector region to serve as a connection layer of a collector; a deep hole contact is formed in the shallow trench and is in contact with the pseudo buried layer to pick up the collector. A SiGe HBT manufacturing method is also disclosed. The present invention is capable of improving the cut-off frequency of a SiGe HBT.Type: ApplicationFiled: October 24, 2012Publication date: April 25, 2013Applicant: SHANGHAI HUA HONG NEC ELECTRONICS CO., LTDInventor: Shanghai Hua Hong Nec Electronics Co.,Ltd.
-
Publication number: 20130092981Abstract: A SiGe HBT having a position controlled emitter-base junction is disclosed. The SiGe HBT includes: a collector region formed of an N-doped active region; a base region formed on the collector region and including a base epitaxial layer, the base epitaxial layer including a SiGe layer and a capping layer formed thereon, the SiGe layer being formed of a SiGe epitaxial layer doped with a P-type impurity, the capping layer being doped with an N-type impurity; and an emitter region formed on the base region, the emitter region being formed of polysilicon. By optimizing the distribution of impurities doped in the base region, a controllable position of the emitter-base junction and adjustability of the reverse withstanding voltage thereof can be achieved, and thereby increasing the stability of the process and improving the uniformity within wafer.Type: ApplicationFiled: September 13, 2012Publication date: April 18, 2013Applicant: SHANGHAI HUA HONG NEC ELECTRONICS CO., LTD.Inventors: Feng Han, Donghua Liu, Jun Hu, Wenting Duan, Jing Shi
-
Publication number: 20130097570Abstract: A method of inserting dummy patterns is provided. The method includes: determining an applicable area in which dummy patterns shall be inserted and an inapplicable area in which dummy patterns shall not be inserted on a chip; and inserting dummy patterns starting from one side of the inapplicable area and arranging the inserted dummy patterns into circles. The method of the present invention ensures that dummy patters are preferentially inserted around the device that requires protection by dummy patterns, so that good uniformity of chip pattern densities is guaranteed and within-wafer uniformity is improved, thus improving the yield and performance of semiconductor devices.Type: ApplicationFiled: October 12, 2012Publication date: April 18, 2013Applicant: SHANGHAI HUA HONG NEC ELECTRONICS CO., LTDInventor: Shanghai Hua Hong Nec Electronics Co., Ltd
-
Patent number: 8421185Abstract: A parasitic vertical PNP device in one type of BiCMOS process with shallow trench isolation (STI) comprises a collector formed by a p type impurity ion implantation layer inside active area, the bottom of collector connects to a p type buried layer, the p type pseudo buried layer is formed in bottom of shallow trench at both sides of collector active region through ion implantation, deep contacts through field oxide to connect pseudo buried layers and to pick up the collector; a base, formed by n type impurity ion implantation layer which sits on top of above stated collector; an emitter, a p type epitaxy layer lies above base and is connected out directly by a metal contact. Part of the p type epitaxy layer is converted into n type, which serves as connection path of base. Present invented PNP can be used as output device of BiCMOS high frequency circuit. It has a small device area and conduction resistance.Type: GrantFiled: December 25, 2010Date of Patent: April 16, 2013Assignee: Shanghai Hua Hong NEC Electronics Company, LimitedInventors: Tzuyin Chiu, TungYuan Chu, Wensheng Qian, YungChieh Fan, Donghua Liu, Jun Hu
-
Patent number: 8420495Abstract: This invention disclosed a manufacturing approach of collector and buried layer of a bipolar transistor. One aspect of the invention is that a pseudo buried layer, i.e, collector buried layer, is manufactured by ion implantation and thermal anneal. This pseudo buried layer has a small area, which makes deep trench isolation to divide pseudo buried layer unnecessary in subsequent process. Another aspect is, the doped area, i.e, collector, is formed by ion implantation instead of high cost epitaxy process. This invention simplified the manufacturing process, as a consequence, saved manufacturing cost.Type: GrantFiled: December 28, 2010Date of Patent: April 16, 2013Assignee: Shanghai Hua Hong Nec Electronics Company, LimitedInventors: Tzuyin Chiu, TungYuan Chu, YungChieh Fan, Wensheng Qian, Fan Chen, Jiong Xu, Haifang Zhang