Patents Assigned to NXP
-
Patent number: 10348116Abstract: A wireless power source 1 for simultaneous, non-radiative, inductive, wireless power transfer to two or more devices to be charged. The wireless power source 1 comprises a set of transmitter coils for generating an electromagnetic field 3 in a three-dimensional charging space 2 and a controller connected to the set of transmitter coils for controlling the set of transmitter coils to rotate the electromagnetic field 3 in the charging space around a rotational axis.Type: GrantFiled: August 6, 2015Date of Patent: July 9, 2019Assignee: NXP USA, Inc.Inventor: Stanislav Arendarik
-
Patent number: 10345838Abstract: An example embodiment is directed to a voltage regulation circuit. The voltage regulation circuit comprises a first control loop and a second control loop that are separately activatable. The first control loop regulates an output current provided to an output terminal, and the second control loop regulates an output voltage provided to the output terminal. The voltage regulation circuit further includes a mode switching circuit that switches operation between the first and the second control loops by separately activating one of the first and second control loops and deactivating the other in response to a fault condition at the output terminal at which a regulated load is connectable.Type: GrantFiled: June 26, 2018Date of Patent: July 9, 2019Assignee: NXP B.V.Inventors: Ravichandra Karadi, Arnoud Pieter van der Wel
-
Patent number: 10346732Abstract: A RF transceiver for RF communication with a further RF transceiver is described. The RF transceiver comprises a RF transmitter; a clock generator coupled to the RF transmitter, the clock generator comprising a crystal oscillator circuit including an amplifier, a distance monitor configured to monitor the distance between the RF transceiver and the further RF transceiver; a controller coupled to the distance monitor and the clock generator. The controller is configured to vary the crystal oscillator swing amplitude dependent on the distance between the RF transceiver and the further RF transceiver.Type: GrantFiled: December 14, 2017Date of Patent: July 9, 2019Assignee: NXP B.V.Inventors: Melaine Philip, Olivier Susplugas
-
Patent number: 10346089Abstract: A data processing system includes a plurality of switch points interconnected by a write data network and a write request network. Each switch point includes write request switch circuitry having write request ingress ports and write request egress ports coupled to the write request network and arbitration circuitry configured to grant a write request received at one of the write request ingress ports access to one of the write request egress ports. Each switch point also includes write data switch circuitry having write data ingress ports and write data egress ports coupled to the write data network. In response to the write request arbitration circuitry granting the write request, allowing write data from the write data ingress port corresponding to the one of the write request ingress ports to be provided at the write data egress port which corresponds to the one of the write request egress ports.Type: GrantFiled: February 25, 2016Date of Patent: July 9, 2019Assignee: NXP USA, Inc.Inventors: Sanjay R. Deshpande, John E. Larson
-
Patent number: 10348130Abstract: Disclosed is a circuit apparatus including an input section configured to receive an electromagnetic (EM) transmission, a voltage divider section configured to divide the EM transmission into a plurality of voltage levels, a rectifier portion configured to rectify AC power received in the EM transmission, and a load configured to receive DC power from the rectifier portion, wherein one level of the voltage divider section is configured to supply power to a radio frequency identification integrated circuit (RFID-IC).Type: GrantFiled: July 27, 2016Date of Patent: July 9, 2019Assignee: NXP B.V.Inventor: Harald Helfried Robert
-
Patent number: 10347973Abstract: One example discloses a near-field electromagnetic induction (NFEMI) antenna, having: a core; an electric antenna including an electrically conductive surface; a magnetic antenna including a first coil coupled to a second coil; a first feeding connection coupled to one end of the first coil; a second feeding connection coupled to another end of the first coil and coupled to one end of the second coil; wherein the first and second feeding connections are configured to be coupled to an electrical apparatus; wherein another end of the second coil is coupled to the electrically conductive surface; a magnetic permeable material between a first side of the magnetic antenna and the core; and wherein the first coil, the second coil, the magnetic permeable material, and the electrically conductive surface are wrapped around the core.Type: GrantFiled: February 21, 2017Date of Patent: July 9, 2019Assignee: NXP B.V.Inventors: Anthony Kerselaers, Liesbeth Gommé
-
Patent number: 10340211Abstract: A sensor module, such as an acceleration sensor module, includes a leaded socket assembly covered by a housing. The leaded socket assembly includes a dual gauge lead frame, a sensor die, and various passive devices. The sensor die and the passive devices are mounted on the lead frame, and then the lead frame, sensor die, and passive devices are over-molded to form the leaded socket assembly. Neither the sensor module nor the socket assembly includes a printed circuit board, so many conventional sensor module assembly steps are bypassed.Type: GrantFiled: March 15, 2018Date of Patent: July 2, 2019Assignee: NXP B.V.Inventors: Chanon Suwankasab, Amornthep Saiyajitara, Chayathorn Saklang, Stephen Ryan Hooper
-
Patent number: 10340689Abstract: One example discloses a power management device, including: a first port configured to be coupled to a first power source; a second port configured to be coupled to a second power source; a switched capacitor converter; and an inductor coupled in parallel with a switch; wherein the switched capacitor converter is coupled between the first port and one end of the inductor coupled in parallel with the switch; and wherein another end of the inductor coupled in parallel with the switch, is coupled between the switched capacitor converter and the second port.Type: GrantFiled: October 21, 2016Date of Patent: July 2, 2019Assignee: NXP B.V.Inventors: Shufan Chan, Nicholas Seroff, Kisun Lee, Chae Kun Lee
-
Patent number: 10338619Abstract: A digitally-assisted voltage regulator includes a gate driver circuit and a compensation circuit. The voltage regulator digitizes the load profile, and uses the digital information to compensate for process and temperature variations. The voltage regulator outputs a regulated voltage signal and one or more control signals based on a supply voltage and a reference voltage. The gate driver circuit receives the regulated voltage signal and generates a gate driver signal. The compensation circuit receives the control signal and generates first and second compensation signals. The voltage regulator regulates a voltage level of the regulated voltage signal using the regulator compensation signal, and controls a ramp-rate of the gate driver signal using the second compensation signal.Type: GrantFiled: November 7, 2017Date of Patent: July 2, 2019Assignee: NXP B.V.Inventors: Shishir Goyal, Arvind Sherigar
-
Patent number: 10341329Abstract: A method is provided for generating a public/private key pair and certificate. The method includes providing an integrated circuit (IC) with an IC specific initial public and private key pair and a public key certificate signed by a manufacturer of the IC. A smartcard having stored thereon customer unique configuration data related to the IC is provided to a customer of the IC manufacturer. The smartcard enables the customer to generate a customization value and a customized public key using the customer unique configuration data. In response to the customer receiving the public key certificate signed by the IC manufacturer from the IC, the customer is enabled to provide the customization value, the customized public key, and a public key certificate signed by the customer to the IC. The IC is thus enabled to generate a customized private key, thus providing an IoT device with a public/private key pair and a certificate signed by the device manufacturer without the use of a trusted party.Type: GrantFiled: July 5, 2017Date of Patent: July 2, 2019Assignee: NXP B.V.Inventor: Jan Rene Brands
-
Patent number: 10341098Abstract: A method is provided for performing elliptic curve cryptography that reduces the number of required computations to produce, for example, a key pair. The number of computations is reduced by changing how a random nonce used in the computations is selected. In an embodiment, a look-up table is generated having pre-computed scalar values and elliptic curve points. Every time a new pseudo-random value is created for use in the ECDSA, a combination of the look-up table values is used to create multiple intermediate values. One of the multiple intermediate values is randomly chosen as a replacement value for one of the existing table entries. Each time the look-up table is used, multiple entries in the look-up table are updated to new look-up table values as described. In this manner, new randomness is provided in every step to generate the next pseudo-random nonce as a combination of multiple internally stored temporary look-up table values. Alternately, another mathematical group may be used.Type: GrantFiled: January 24, 2017Date of Patent: July 2, 2019Assignee: NXP B.V.Inventors: Joppe Willem Bos, Bjorn Fay, Bruce Murray
-
Patent number: 10339290Abstract: An apparatus comprising at least one processor and at least one memory including computer program code, the at least one memory and the computer program code configured to, with the at least one processor, cause the apparatus to perform at least the following: based on at least one utterance of a pass-phrase and predetermined scoring information comprising predetermined linguistic-element-scores attributable to one or more linguistic elements that form at least part of each of the at least one utterance, provide for spoken pass-phrase suitability determination wherein the at least one utterance is assigned a pass-phrase-score based on linguistic analysis in which one or more linguistic elements identified in said utterances are assigned their corresponding linguistic-element-score from the predetermined scoring information, the pass-phrase score based on the one or more linguistic-element scores of the, identified, linguistic elements, wherein the spoken pass-phrase suitability is determined to be deficType: GrantFiled: August 24, 2017Date of Patent: July 2, 2019Assignee: NXP B.V.Inventors: Giacomo Valenti, Adrien Daniel, Nicholas Evans
-
Patent number: 10338136Abstract: An integrated circuit operable in a scan mode includes a scan chain formed by cascaded flip-flop cells. Each flip-flop cell includes a master latch that receives a first data signal and generates a first latch signal, a slave latch that receives the first latch signal and generates a second latch signal, and a multiplexer having first and second inputs respectively connected to the master and slave latches that receives a first input signal and the second latch signal, and generates a scan data output signal depending on an input trigger signal. The first input signal is one of the first data signal and the first latch signal. The clock signal provided to the slave latch is gated by the input trigger signal.Type: GrantFiled: November 30, 2016Date of Patent: July 2, 2019Assignee: NXP USA, INC.Inventors: Ling Wang, Wanggen Zhang, Wei Zhang
-
Patent number: 10340251Abstract: In making electronic component packages, a method includes forming a sacrificial material over a first temporary substrate, applying a second temporary substrate to the sacrificial material, and then curing the sacrificial material. After curing, the second temporary substrate is removed. The top surface of the sacrificial layer is defined by the second temporary substrate. After removal, a redistribution structure is formed on the top surface. After the formation of the redistribution structure, electronic components are applied to the redistribution structure. The electronic components are encapsulated to form an encapsulated panel. The first temporary substrate and the sacrificial material are removed. The panel is singulated into multiple electronic component packages.Type: GrantFiled: April 26, 2017Date of Patent: July 2, 2019Assignee: NXP USA, Inc.Inventors: Alan J. Magnus, Jeffrey Lynn Weibrecht, Jason R. Wright, Colby Greg Rampley
-
Patent number: 10341882Abstract: A mobile communication device has a processor, a radio, a near field communication (NFC) device, a battery, and memory for storing data. The power level of the battery is measured. When the measured power level is above a first predetermined level, power is provided to the radio to allow communication. Sufficient power is provided to operate the NFC device as a reader and a tag. When the measured power level of the battery falls below the first predetermined level, battery power to the radio is shut off. Sufficient power is maintained to the NFC device to allow it to operate only as a tag. Sufficient power is maintained to the memory to retain the data stored in the memory. When the measured power level of the battery falls below a second predetermined level, the NFC device is required to harvest all of its power from the field.Type: GrantFiled: July 28, 2015Date of Patent: July 2, 2019Assignee: NXP USA, Inc.Inventors: Steven Deane Hall, Mohamed Awad, Theodore Trost
-
Patent number: 10336606Abstract: A semiconductor device composed of a capacitive humidity sensor comprised of a moisture-sensitive polymer layer electrografted to an electrically conductive metal layer situated on an CMOS substrate or a combined MEMS and CMOS substrate, and exposed within an opening through a passivation layer, packages composed of the encapsulated device, and methods of forming the capacitive humidity sensor within the semiconductor device, are provided.Type: GrantFiled: February 25, 2016Date of Patent: July 2, 2019Assignee: NXP USA, Inc.Inventors: Qing Zhang, Mohommad Choudhuri, Gul Zeb
-
Patent number: 10342032Abstract: Interfacing between radio units in a base station in a mobile communication system uses a common public radio interface CPRI for streaming IQ data samples and control data arranged in lanes. A separate serial interface sRIO is now additionally used for transferring selected control data arranged in packets to a controller, the selected control data being streamed between other radio units via the common public radio interface. In the radio unit, the selected control data are arranged in packets to be transmitted via the serial interface, and, vice versa, the selected control data arranged in packets received via the serial interface are arranged in lanes to be streamed. Advantageously the control data of the streaming CPRI interface is seamlessly transferred to the controller via the packet based serial interface.Type: GrantFiled: July 4, 2013Date of Patent: July 2, 2019Assignee: NXP USA, Inc.Inventors: Roy Shor, Ori Goren, Avraham Horn, Yael Kahil, Shay Shpritz
-
Patent number: 10338996Abstract: A pipelined decoder for storaging of soft bits and hard bits associated with code blocks of a transmission. The proposed circuit reduces the amount of memory needed at the receiver level for soft bits and hard bits, in a pipelined decoder. Namely, with the solution of the subject application, both the LLRs and hard bits associated with a given code block are available when the CRC value is determined. Hence, the effect obtained non-pipelined decoder is achieved by the pipelined decoder of the subject application. A receiver for a wireless communication system, a method and a computer program are also disclosed.Type: GrantFiled: June 29, 2015Date of Patent: July 2, 2019Assignee: NXP USA, Inc.Inventors: Vincent Pierre Martinez, Volker Dietmar Wahl
-
Patent number: 10341085Abstract: An encryption module and method for performing an encryption/decryption process executes two cryptographic operations in parallel in multiple stages. The two cryptographic operations are executed such that different rounds of the two cryptographic operations are performed in parallel by the same instruction or the same finite state machine (FSM) state for hardware implementation.Type: GrantFiled: September 6, 2016Date of Patent: July 2, 2019Assignee: NXP B.V.Inventor: Sebastien Riou
-
Publication number: 20190199210Abstract: Embodiments of voltage regulators and methods for operating a voltage regulator are described. In one embodiment, a voltage regulator includes a power stage configured to convert an input direct current (DC) voltage into an output DC voltage, a driver device configured to drive the power stage, a timer configured to generate a constant on-time signal, a ripple generation device configured to generate a ripple signal, a comparator configured to perform voltage comparison in response to the ripple signal to generate an input to the timer, and a controller configured to generate a drive signal for the driver device in response to an inductor peak current in the voltage regulator and the constant on-time signal. Other embodiments are also described.Type: ApplicationFiled: December 21, 2017Publication date: June 27, 2019Applicant: NXP USA, INC.Inventor: Bin Shao