Patents Assigned to STMicroelectronics, Inc.
-
Publication number: 20030222597Abstract: A ballast circuit and method for operating a lamp includes a lamp preheat/ignition circuit for preheating and igniting the lamp. A ballast controller integrated circuit is operatively connected to the preheat/ignition circuit wherein the lamp preheat/ignition circuit is operatively controlled in a a) preheating mode wherein the lamp is preheated at a preheating frequency for a predetermined period of time; b) a user programmable intermediate ignition mode wherein the lamp is heated at an intermediate ignition frequency that is lower than the preheating frequency; and c) an operating mode wherein the lamp is operated at a final operating frequency that is lower than the intermediate ignition frequency.Type: ApplicationFiled: June 3, 2002Publication date: December 4, 2003Applicant: STMicroelectronics, Inc.Inventor: Clifford J. Ortmeyer
-
Patent number: 6657800Abstract: A Viterbi detector receives a signal that represents a binary sequence having groups of no more and no fewer than a predetermined number of consecutive bits each having a first logic level, where the groups are separated from each other by respective bits having a second logic level. The Viterbi detector recovers the binary sequence from the signal by calculating a respective path metric for each of no more than four possible states of the binary sequence, and determining a surviving path from the calculated path metrics, where the binary sequence lies along the surviving path. Or, the Viterbi detector recovers the binary sequence from the signal by calculating respective path metrics for possible states of the binary sequence, calculating multiple path metrics for no more than one of the possible states, and determining the surviving path from the calculated path metrics.Type: GrantFiled: February 14, 2001Date of Patent: December 2, 2003Assignee: STMicroelectronics, Inc.Inventors: Hakan Ozdemir, Jason D. Byrne, Fereidoon Heydari
-
Publication number: 20030220084Abstract: Counter-clockwise and clockwise quadrant transitions are detected and accumulated with respect to a received complex signal over a certain time period. These transitions may then be compared in order to obtain information indicative of both a magnitude and phase of a frequency offset error. Additionally, zero-crossings of the received complex signal over the same certain time period are detected and accumulated. The accumulated crossings provide information indicative of frequency offset magnitude. The determined magnitude and phase of the frequency offset error may then be used to adjust a local oscillator frequency to provide for improved receiver performance.Type: ApplicationFiled: May 22, 2002Publication date: November 27, 2003Applicant: STMicroelectronics., Inc.Inventor: Aleksej Makarov
-
Publication number: 20030219083Abstract: A method for improving gain performance of a Viterbi decoder wherein data relating to the best path and a secondary path are stored for the Viterbi decoder. Slicer errors are determined for the best path and the secondary path for current symbols using the stored data and errors for previous symbols are corrected responsive to the determined slicer errors.Type: ApplicationFiled: May 23, 2002Publication date: November 27, 2003Applicant: STMicroelectronics, Inc.Inventor: Peter J. Graumann
-
Patent number: 6653805Abstract: A method and apparatus are disclosed for controlling the operation of a multiphase motor, and particular to spinning the motor from an inactive state to an operable state. The method and apparatus include initially sensing an electrical characteristic of one or more phase windings, such as performing an inductive sense operation. Having sensed values of the electrical characteristic, a determination is made as to whether or not the motor's rotor is spinning. Upon a determination that the rotor is not spinning, a spin-up operation is performed to bring the spin of the rotor to operable spin speeds. On the other hand, upon a determination that the rotor is spinning, a resynchronization operation is performed to synchronize the application of drive signals for the phase windings of the motor to the dynamic position of the rotor.Type: GrantFiled: February 26, 2002Date of Patent: November 25, 2003Assignee: STMicroelectronics, Inc.Inventor: Paolo Menegoli
-
Publication number: 20030214316Abstract: An integrated circuit burn-in test system includes an integrated circuit and a tester. The integrated circuit includes operating circuitry, a heater for heating the operating circuitry, and burn-in test circuitry for testing the operating circuitry while being heated. A package surrounds the operating circuitry, the heater and the burn-in test circuitry. The burn-in test circuitry causes the operating circuitry to operate and generate data related thereto. The tester receives data from the burn-in test circuitry. The heater may be configured within the package to heat at least one predetermined portion of the operating circuitry.Type: ApplicationFiled: May 17, 2002Publication date: November 20, 2003Applicant: STMicroelectronics, Inc.Inventors: Riccardo Maggi, Massimo Scipioni
-
Publication number: 20030217227Abstract: A ROM patching apparatus for use in a data processing system that executes instruction code stored the ROM. The ROM patching apparatus comprises: 1) a patch buffer for storing a first replacement cache line containing a first new instruction suitable for replacing at least a portion of the code in the ROM; 2) a lockable cache; 3) core processor logic operable to read from an associated memory a patch table containing a first table entry, the first table entry containing 1) the first new instruction and 2) a first patch address identifying a first patched ROM address of the at least a portion of the code in the ROM. The core processor logic loads the first new instruction from the patch table into the patch buffer, stores the first replacement cache line from the patch buffer into the lockable cache, and locks the first replacement cache line into the lockable cache.Type: ApplicationFiled: May 14, 2002Publication date: November 20, 2003Applicant: STMicroelectronics, Inc.Inventors: Sivagnanam Parthasarathy, Alessandro Risso
-
Publication number: 20030214318Abstract: A method and apparatus for disabling the scan output of flip-flops contained within an integrated circuit. Registers within the integrated circuit form a serial shift register chain when in the test mode of operation. The registers contain therein flip-flops, each of the flip-flops having at least one data input, a scan test input, a data output, and a scan output. The flip-flop is capable of storing either the signal appearing on the at least one data input or the signal appearing on the scan test input, based on the mode of operation of the flip-flop The flip-flop includes a circuit coupled between the data output and the scan output for selectively disabling the scan output from following the value of the data output. Consequently, the scan output is enabled to output the logic value stored in the flip-flop when the flip-flop is in the test mode of operation and is disabled from outputting the logic value stored in the flip-flop when the flip-flop is in the normal mode of operation.Type: ApplicationFiled: May 14, 2002Publication date: November 20, 2003Applicant: STMicroelectronics, Inc.Inventor: Thomas David Zounes
-
Publication number: 20030214021Abstract: An integrated circuit die having an active area that must remain exposed after packaging is secured by a compliant die attachment by which the integrated circuit die is held in position within a transfer mold during encapsulation. The compliant die attachment may comprise a flexible, compressible tape having pressure-sensitive adhesive, alone or with a rigid substrate support, or a compliant adhesive preferably applied only around a periphery of the die attach area. Deformation of the compliant die attachment under mold clamping pressure allows complete contact of the mold with the active area, preventing bleeding of the encapsulating material under the edge of a mold portion onto the active area.Type: ApplicationFiled: May 20, 2002Publication date: November 20, 2003Applicant: STMICROELECTRONICS, INC.Inventors: Tiao Zhou, Michael J. Hundt
-
Publication number: 20030214074Abstract: The bottom mold portion for a transfer molding system is covered with a deformable material. During mold clamping, the deformable material contacts the bottom surface of the packaging substrate on which the integrated circuit die is mounted. Deformation of this relatively soft covering on the bottom mold portion accommodates thickness variations in the packaging substrate, as well as non-planarity of the adhesive layer between the integrated circuit die and packaging substrate in exposed active area integrated circuits.Type: ApplicationFiled: May 20, 2002Publication date: November 20, 2003Applicant: STMicroelectronics, INC.Inventors: Michael J. Hundt, Tiao Zhou
-
Publication number: 20030210599Abstract: A memory device having a first and a second memory section, the first and the second memory sections being coupled to bit lines. The second memory section may include at least one fuse. The first memory section includes a volatile memory and the second memory section includes a non-volatile memory. The volatile memory may be static or dynamic random access memory. The memory device may further include a control circuit connected to the at least one fuse to provide for prelaser testing.Type: ApplicationFiled: May 20, 2003Publication date: November 13, 2003Applicant: STMICROELECTRONICS, INC.Inventor: David C. McClure
-
Publication number: 20030210687Abstract: A packet switch capable of receiving fixed size data cells from N input ports and transmitting the fixed size data cells to N output ports. The packet switch comprises: 1) a frame deserializer for receiving the data cells as serial bits from the N input ports and transmitting the data cells as parallel bits in data frames containing a plurality of data cells, wherein each of the plurality of data cells in each data frame are destined for a common output port; 2) a frame serializer for receiving the data frames and transmitting the plurality of data cells in the data frames as serial bits to the N output ports; and 3) a shared buffer coupling the frame deserializer and the frame serializer for receiving and buffering the data frames from the frame deserializer and transmitting the buffered data frames to the frame serializer.Type: ApplicationFiled: May 8, 2002Publication date: November 13, 2003Applicant: STMicroelectronics, Inc.Inventor: Ge Nong
-
Publication number: 20030210733Abstract: An architecture for a rake receiver of a CMDA demodulator utilizes a common data path for signal processing. This common data path is shared by all channels (either physical channels or propagation paths within physical channels) to avoid redundant calculations, reduce circuit space and reduce power consumption. The sharing of the common data path for demodulation is made on a time divided manner, with each channel being given sequential access to the data path to perform all or part of a given demodulation function (for example, de-scrambling, de-spreading, de-rotating, and de-skewing accumulation).Type: ApplicationFiled: May 7, 2002Publication date: November 13, 2003Applicant: STMicroelectronics, Inc.Inventor: Stefano Cervini
-
Publication number: 20030206401Abstract: A ball or land grid array plastic substrate portion is formed with a hole therethrough in the region on which the integrated circuit die is to be formed, with a copper heat slug inserted within the opening having a bottom surface substantially aligned with the bottom surface of the plastic portion to allow molding tooling for conventional ball or land grid array packages to be employed. The integrated circuit die is mounted on the heat slug, which has a solderable bottom surface and is directly soldered to the PCB. An additional copper heat spreader region is formed on an upper surface of the plastic portion.Type: ApplicationFiled: May 1, 2002Publication date: November 6, 2003Applicant: STMICROELECTRONICS, INC.Inventor: Tiao Zhou
-
Publication number: 20030208612Abstract: Content that is delivered nearly on-demand, in over-lapping streams that start in staggered intervals on different channels, is played on-demand for the user using a storage system in conjunction with the receiver. A portion of the content corresponding to the staggering interval of the various streams is pre-cached and employed for playback when the user initiates on-demand playback. Content from the most-recently-started stream at the time of playback initiation is then buffered, and playback switches from the pre-cached content to the buffered content at a preselected alignment point.Type: ApplicationFiled: May 1, 2002Publication date: November 6, 2003Applicant: STMICROELECTRONICS, INC.Inventors: Michael Robert Harris, Ren Egawa
-
Publication number: 20030206560Abstract: A demodulator in a wireless communication network for combining symbols without the need to store the received symbols in buffers for subsequent retrieval and accumulation. The demodulator includes a plurality of accumulators capable of accumulating received symbols, each symbol associated with a physical channel and a propagation path. The demodulator includes a multiplexer for routing the received symbols to an appropriate accumulator selected from the plurality of accumulators. The symbols received from different propagation paths are each routed and accumulated to an appropriate accumulator based on a physical channel of the received symbol and a value of an indicator associated with a propagation path of the received symbol.Type: ApplicationFiled: May 1, 2002Publication date: November 6, 2003Applicant: STMicroelectronics, Inc.Inventor: Stefano Cervini
-
Publication number: 20030206462Abstract: A test circuit and method are disclosed for testing memory cells of a ferroelectric memory device having an array of ferroelectric memory cells. The test circuitry is coupled to the column lines, for selectively sensing voltage levels appearing on the column lines and providing externally to the ferroelectric memory device an electrical signal representative of the sensed voltage levels. In this way, ferroelectric memory cells exhibiting degraded performance may be identified.Type: ApplicationFiled: May 12, 2003Publication date: November 6, 2003Applicant: STMicroelectronics, Inc.Inventor: David C. McClure
-
Patent number: 6643821Abstract: A method and a computing system compute an incremental checksum corresponding to a data packet. The incremental checksum is computed within one processor cycle of a processor. A first register (102) stores first checksum information corresponding to a data packet. A second register (104) stores second checksum information corresponding to old information being deleted from the data packet. A third register (106) stores third checksum information corresponding to new information being added to the data packet. An incremental checksum circuit (100), electrically connected to the first register (102), to the second register (104), and to the third register (106), provides resulting checksum information corresponding to the data packet after deleting the old information from the data packet and adding the new information to the data packet. The resulting checksum information is selectively stored in the first register (102).Type: GrantFiled: November 30, 2000Date of Patent: November 4, 2003Assignee: STMicroelectronics, Inc.Inventors: Faraydon O. Karim, Kartik V. Talsania, Vincent E. Wass
-
Patent number: 6643389Abstract: A narrow array capacitive semiconductor fingerprint detection system includes an array of capacitive sensing elements. The array has a first dimension about the width of a fingerprint and second dimension less than the length of a fingerprint. A scan control unit is coupled to scan the array at a scan rate determined by the speed of finger movement over the array. The scan control unit scans the array capture partial fingerprint images. Output logic is coupled to the array to assemble the captured fingerprint images into a complete image based upon the direction of finger movement over the array. A mouse device is positioned adjacent the array in the path of finger movement over the array. The mouse device is coupled to provide finger movement speed information to the scan control unit. The mouse device is also coupled to provide finger movement direction information to the output logic.Type: GrantFiled: March 28, 2000Date of Patent: November 4, 2003Assignee: STMicroelectronics, Inc.Inventors: Frederic Raynal, Vito Fabrizzio
-
Patent number: 6643164Abstract: A dynamic random access memory (DRAM) includes a bit line pair, including a first bit line and a second bit line. Memory cells and a sense amplifier are coupled to the bit lines. A first characterization cell is coupled between the first bit line and a first reference supply line. The first characterization cell includes a capacitor. Similarly, a second characterization cell is coupled between the first bit line and the first reference supply line. The second characterization cell also includes a capacitor but preferably with a different capacitance. In the preferred embodiment, similar characterization cells are coupled to the second bit line.Type: GrantFiled: May 16, 2002Date of Patent: November 4, 2003Assignee: STMicroelectronics, Inc.Inventor: Duane Giles Laurent