Patents Examined by Edward Chin
-
Patent number: 11600620Abstract: A semiconductor memory device is provided. The device includes a substrate including a cell region and a peripheral region; a plurality of lower electrodes disposed on the substrate in the cell region; a dielectric layer disposed on the plurality of lower electrodes; a metal containing layer disposed on the dielectric layer; a silicon germanium layer disposed on and electrically connected to the metal containing layer; a conductive pad disposed on and electrically connected to the silicon germanium layer; and an upper electrode contact plug disposed on and electrically connected to the conductive pad; The conductive pad extends from the upper electrode contact plug towards the peripheral region in a first direction, and the silicon germanium layer includes an edge portion that extends past the conductive pad in the first direction.Type: GrantFiled: June 21, 2021Date of Patent: March 7, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sang-Il Han, Sunghee Han, Yoosang Hwang
-
Patent number: 11588056Abstract: A structure includes a semiconductor-on-insulator (SOI) substrate including a semiconductor substrate, a buried insulator layer over the semiconductor substrate, and an SOI layer over the buried insulator layer. At least one polycrystalline active region fill shape is in the SOI layer. A polycrystalline isolation region may be in the semiconductor substrate under the buried insulator layer. The at least one polycrystalline active region fill shape is laterally aligned over the polycrystalline isolation region, where provided. Where provided, the polycrystalline isolation region may extend to different depths in the semiconductor substrate.Type: GrantFiled: August 13, 2020Date of Patent: February 21, 2023Assignee: GLOBALFOUNDRIES U.S. Inc.Inventors: Mark D. Levy, Siva P. Adusumilli, Jagar Singh
-
Patent number: 11574915Abstract: A semiconductor device includes first bit lines disposed on a substrate. Buried contacts disposed among first bit lines and connected to the substrate are provided. Landing pads are disposed on the buried contacts. Second bit lines are disposed on a peripheral area of the substrate. Upper surfaces of the second bit lines and the landing pads are coplanar with each other. First insulating patterns are disposed among the second bit lines. Second insulating patterns are disposed among the landing pads. Cell capacitors connected to the landing pads are disposed. The first insulating patterns include an insulating layer different from at least one insulating layer of the second insulating patterns.Type: GrantFiled: May 24, 2021Date of Patent: February 7, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Wooyoung Choi, Woonghwi Bae, Jinwoo Bae, Chaelin Yoon, Sunghee Han, Sunwoo Heo, Deoksung Hwang
-
Patent number: 11563006Abstract: A semiconductor structure is provided. The semiconductor structure includes a substrate, a front end of line (FEOL) structure, and a metallization structure. The FEOL structure is disposed over the substrate. The metallization structure is over the FEOL structure. The metallization structure includes a transistor structure, an isolation structure, and a capacitor. The transistor structure has a source region and a drain region connected by a channel structure. The isolation structure is over the transistor structure and exposing a portion of the source region, and a side of the isolation structure has at least a lateral recess vertically overlaps the channel structure. The capacitor is in contact with the source region and disposed conformal to the lateral recess. A method for manufacturing a semiconductor structure is also provided.Type: GrantFiled: June 24, 2020Date of Patent: January 24, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Meng-Han Lin, Han-Jong Chia, Sai-Hooi Yeong, Chenchen Jacob Wang, Yu-Ming Lin
-
Patent number: 11557498Abstract: A method of processing a substrate includes: a placement step of placing the substrate on an electrostatic chuck set to have a predetermined temperature; a first attraction step of attracting the substrate onto the electrostatic chuck by applying a first direct current (DC) voltage to the electrostatic chuck; a holding step of holding the attraction of the substrate by the electrostatic chuck while applying the first DC voltage to the electrostatic chuck, until a temperature difference between the electrostatic chuck and the substrate becomes 30 degrees C. or less; and a second attraction step of attracting the substrate onto the electrostatic chuck by applying a second DC voltage, which is higher than the first DC voltage, to the electrostatic chuck.Type: GrantFiled: March 26, 2020Date of Patent: January 17, 2023Assignee: TOKYO ELECTRON LIMITEDInventors: Toru Takahashi, Hiroshi Tsujimoto, Nobuaki Shindo, Shigeru Yoneda
-
Patent number: 11552016Abstract: A semiconductor device includes a semiconductor layer with a thickness of at most 50 ?m. A first metallization structure is disposed on a first surface of the semiconductor layer. The first metallization structure includes a first copper region with a first thickness. A second metallization structure is disposed on a second surface of the semiconductor layer opposite to the first surface. The second metallization structure includes a second copper region with a second thickness.Type: GrantFiled: February 8, 2021Date of Patent: January 10, 2023Assignee: Infineon Technologies AGInventors: Paul Ganitzer, Martin Poelzl
-
Patent number: 11542599Abstract: An apparatus for processing stacks is provided. A first gas source is provided. A first gas manifold is connected to the first gas source. A first processing station has a first gas outlet, wherein the first gas outlet is connected to the first gas manifold. A first variable conductance valve is between the first gas source and the first gas outlet along the first gas manifold.Type: GrantFiled: September 14, 2020Date of Patent: January 3, 2023Assignee: Lam Research CorporationInventors: Adrien Lavoie, Pulkit Agarwal
-
Patent number: 11545577Abstract: Disclosed is a structure including a semiconductor layer with a device area and, within the device area, a monocrystalline portion and polycrystalline portion(s) that extend through the monocrystalline portion. The structure includes an active device including a device component, which is in device area and which includes polycrystalline portion(s). For example, the device can be a field effect transistor (FET) (e.g., a simple FET or a multi-finger FET for a low noise amplifier or RF switch) with at least one source/drain region, which is in the device area and which includes at least one polycrystalline portion that extends through the monocrystalline portion. The embodiments can vary with regard to the type of structure (e.g., bulk or SOI), with regard to the type of device therein, and also with regard to the number, size, shape, location, orientation, etc. of the polycrystalline portion(s). Also disclosed is a method for forming the structure.Type: GrantFiled: December 8, 2020Date of Patent: January 3, 2023Assignee: GlobalFoundries U.S. Inc.Inventors: Siva P. Adusumilli, John J. Ellis-Monaghan, Steven M. Shank, Yves T. Ngu, Michael J. Zierak
-
Patent number: 11538687Abstract: A system and method for fluorine ion implantation is described, which includes a fluorine gas source used to generate a fluorine ion species for implantation to a subject, and an arc chamber that includes one or more non-tungsten materials (graphite, carbide, fluoride, nitride, oxide, ceramic). The system minimizes formation of tungsten fluoride during system operation, thereby extending source life and promoting improved system performance. Further, the system can include a hydrogen and/or hydride gas source, and these gases can be used along with the fluorine gas to improve source lifetime and/or beam current.Type: GrantFiled: December 13, 2019Date of Patent: December 27, 2022Assignee: ENTEGRIS, INC.Inventors: Ying Tang, Sharad N. Yedave, Joseph R. Despres, Joseph D. Sweeney
-
Patent number: 11538707Abstract: A method of processing a substrate includes: a placement step of placing the substrate on an electrostatic chuck set to have a predetermined temperature; a first attraction step of attracting the substrate onto the electrostatic chuck by applying a first direct current (DC) voltage to the electrostatic chuck; a holding step of holding the attraction of the substrate by the electrostatic chuck while applying the first DC voltage to the electrostatic chuck, until a temperature difference between the electrostatic chuck and the substrate becomes 30 degrees C. or less; and a second attraction step of attracting the substrate onto the electrostatic chuck by applying a second DC voltage, which is higher than the first DC voltage, to the electrostatic chuck.Type: GrantFiled: March 26, 2020Date of Patent: December 27, 2022Assignee: TOKYO ELECTRON LIMITEDInventors: Toru Takahashi, Hiroshi Tsujimoto, Nobuaki Shindo, Shigeru Yoneda
-
Patent number: 11538822Abstract: Some embodiments include methods of forming integrated assemblies. A conductive structure is formed to include a semiconductor-containing material over a metal-containing material. An opening is formed to extend into the conductive structure. A conductive material is formed along a bottom of the opening. A stack of alternating first and second materials is formed over the conductive structure either before or after forming the conductive material. Insulative material and/or channel material is formed to extend through the stack to contact the conductive material. Some embodiments include integrated assemblies.Type: GrantFiled: June 18, 2019Date of Patent: December 27, 2022Assignee: Micron Technology, Inc.Inventors: John D. Hopkins, Justin D. Shepherdson, Collin Howder, Jordan D. Greenlee
-
Patent number: 11522067Abstract: A high electron mobility transistor (HEMT) device and a method of forming the same are provided. The method includes forming a first III-V compound layer over a substrate. A second III-V compound layer is formed over the first III-V compound layer. The second III-V compound layer has a greater band gap than the first III-V compound layer. A third III-V compound layer is formed over the second III-V compound layer. The third III-V compound layer and the first III-V compound layer comprise a same III-V compound. A passivation layer is formed along a topmost surface and sidewalls of the third III-V compound layer. A fourth III-V compound layer is formed over the second III-V compound layer. The fourth III-V compound layer has a greater band gap than the first III-V compound layer.Type: GrantFiled: April 8, 2021Date of Patent: December 6, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chia-Ling Yeh, Ching Yu Chen
-
Patent number: 11506949Abstract: A liquid crystal display device having an outer shape of a display region formed other than a rectangle. A driver for supplying a video signal is disposed outside the display region. A selector with selector TFT is disposed between the display region and the driver. A video signal line is disposed between the driver and the selector, and a drain line is disposed between the selector and the display region. A scanning circuit for supplying a scanning signal to the scanning line is disposed outside the display region. The selector is disposed between the scanning line and the display region, and covered with ITO as the common electrode. The common bus wiring is disposed outside the selector.Type: GrantFiled: February 25, 2021Date of Patent: November 22, 2022Assignee: Japan Display Inc.Inventors: Takayuki Suzuki, Hiroyuki Abe
-
Patent number: 11494642Abstract: A thickness prediction network learning method includes measuring spectrums of optical characteristics of a plurality of semiconductor structures each including a substrate and first and second semiconductor material layers alternately stacked thereon to generate sets of spectrum measurement data, measuring thicknesses of the first and second semiconductor material layers to generate sets of thickness data, training a simulation network using the sets of spectrum measurement data and the sets of thickness data, generating sets of spectrum simulation data of spectrums of the optical characteristics of a plurality of virtual semiconductor structures based on thicknesses of first and second virtual semiconductor material layers using the simulation network, each of the first and second virtual semiconductor layers including the same material as the first and second semiconductor material layers, respectively; and training a thickness prediction network by using the sets of spectrum measurement data and the setsType: GrantFiled: November 8, 2019Date of Patent: November 8, 2022Assignees: Samsung Electronics Co., Ltd., Korea Advanced Institute of Science and TechnologyInventors: Su-il Cho, Sung-yoon Ryu, Yu-sin Yang, Chi-hoon Lee, Hyun-su Kwak, Jung-won Kim
-
Patent number: 11495689Abstract: A thin film transistor 101 includes: a gate electrode 2, a semiconductor layer 4 disposed on the gate electrode via a gate insulating layer 3, a source electrode 8s disposed on a portion of the semiconductor layer 4 via a first contact layer Cs, and a drain electrode 8d disposed on another portion via a second contact layer Cd. The first and second contact layers have a multilayer structure including N (where N is an integer equal to or greater than 1) two-layer structures S(n) (where n is an integer not smaller than 1 and not greater than N), each two-layer structure S(n) including a first amorphous silicon layer 71 that is directly in contact with the source or drain electrode, a second amorphous silicon layer 72(n), and a third amorphous silicon layer 73(n) that is directly in contact with an upper face thereof.Type: GrantFiled: August 8, 2018Date of Patent: November 8, 2022Assignee: SAKAI DISPLAY PRODUCTS CORPORATIONInventors: Hiroyuki Ohta, Tomohiro Inoue
-
Patent number: 11476252Abstract: Some embodiments include apparatuses and methods of forming the apparatuses. One of the apparatuses includes a first data line located in a first level of the apparatus; a second data line located in a second level of the apparatus; a first memory cell located in a third level of the apparatus between the first and second levels, the first memory cell including a first transistor coupled to the first data line, and a second transistor coupled between the first data line and a charge storage structure of the first transistor; and a second memory cell located in a fourth level of the apparatus between the first and second levels, the second memory cell including a third transistor coupled to the second data line, and a fourth transistor coupled between the second data line and a charge storage structure of the third transistor, the first transistor coupled in series with the third transistor between the first and second data lines.Type: GrantFiled: August 26, 2020Date of Patent: October 18, 2022Assignee: Micron Technology, Inc.Inventors: Karthik Sarpatwari, Kamal M. Karda, Durai Vishak Nirmal Ramaswamy, Haitao Liu
-
Patent number: 11469329Abstract: The present application relates to an active switch, a manufacturing method thereof and a display device. The manufacturing method of the active switch includes: sequentially forming a gate electrode, a gate insulating layer, an active layer, a semiconductor composite layer and a source electrode and a drain electrode on a substrate. The semiconductor composite layer includes a first N-type heavily doped amorphous silicon layer, a first N-type lightly doped amorphous silicon layer, a second N-type heavily doped amorphous silicon layer and a second N-type lightly doped amorphous silicon layer which are sequentially stacked, where the ion doping concentration of the first N-type heavily doped amorphous silicon layer is lower than that of the second N-type heavily doped amorphous silicon layer, and the ion doping concentration of the first N-type lightly doped amorphous silicon layer is higher than that of the second N-type lightly doped amorphous silicon layer.Type: GrantFiled: December 10, 2018Date of Patent: October 11, 2022Assignee: HKC CORPORATION LIMITEDInventors: Qionghua Mo, En-Tsung Cho
-
Patent number: 11469232Abstract: Systems, methods and apparatus are provided for an array of vertically stacked memory cells having horizontally oriented access devices and storage nodes. The horizontally oriented access devices having a first source/drain regions and a second source drain regions separated by epitaxially grown channel regions. Gates opposing the channel regions formed fully around every surface of the channel region as gate all around (GAA) structures separated from a channel regions by a gate dielectrics. The memory cells have horizontally oriented storage nodes coupled to the second source/drain regions and digit lines coupled to the first source/drain regions.Type: GrantFiled: February 9, 2021Date of Patent: October 11, 2022Assignee: Micron Technology, Inc.Inventor: Si-Woo Lee
-
Patent number: 11462545Abstract: A method for fabricating a semiconductor device includes: forming a transistor in a semiconductor substrate; forming a capacitor including a hydrogen-containing top electrode over the transistor; and performing an annealing process for hydrogen passivation after the capacitor is formed.Type: GrantFiled: January 21, 2020Date of Patent: October 4, 2022Assignee: SK hynix Inc.Inventors: Il-Sik Jang, Ji-Hwan Park, Mi-Ri Lee, Bong-Seok Jeon, Yong-Soo Joung, Sun-Hwan Hwang
-
Patent number: 11437382Abstract: An integrated circuit device includes a plurality of semiconductor layers stacked on a substrate to overlap each other in a vertical direction and longitudinally extending along a first horizontal direction. The plurality of semiconductor layers may have different thicknesses in the vertical direction.Type: GrantFiled: June 30, 2020Date of Patent: September 6, 2022Assignee: Samsung Electronics Co., Ltd.Inventors: Hyunji Song, Jaehoon Kim, Kwangho Park, Yonghoon Son, Gyeonghee Lee, Seungjae Jung