Patents Examined by Michael Trinh
-
Patent number: 9583417Abstract: An apparatus relating generally to a substrate is disclosed. In such an apparatus, the substrate has a first surface and a second surface opposite the first surface. The first surface and the second surface define a thickness of the substrate. A via structure extends from the first surface of the substrate to the second surface of the substrate. The via structure has a first terminal at or proximate to the first surface and a second terminal at or proximate to the second surface provided by a conductive member of the via structure extending from the first terminal to the second terminal. A barrier layer of the via structure is disposed between at least a portion of the conductive member and the substrate. The barrier layer has a conductivity configured to offset a capacitance between the conductive member and the substrate when a signal is passed through the conductive member of the via structure.Type: GrantFiled: March 12, 2014Date of Patent: February 28, 2017Assignee: Invensas CorporationInventors: Zhuowen Sun, Cyprian Emeka Uzoh, Yong Chen
-
Patent number: 9577065Abstract: A back end of line device and method for fabricating a transistor device include a substrate having an insulating layer formed thereon and a channel layer formed on the insulating layer. A gate structure is formed on the channel layer. Dopants are implanted into an upper portion of the channel layer on opposite sides of the gate structure to form shallow source and drain regions using a low temperature implantation process. An epitaxial layer is selectively grown on the shallow source and drain regions to form raised regions above the channel layer and against the gate structure using a low temperature plasma enhanced chemical vapor deposition process, wherein low temperature is less than about 400 degrees Celsius.Type: GrantFiled: May 8, 2015Date of Patent: February 21, 2017Assignee: GLOBALFOUNDRIES INC.Inventors: Wilfried E. Haensch, Bahman Hekmatshoar-Tabari, Ali Khakifirooz, Tak H. Ning, Ghavam G. Shahidi, Davood Shahrjerdi
-
Patent number: 9566663Abstract: There is provided a laser beam processing method in which generation of foreign substances from cut can be suppressed and contamination of a surface of a work can be decreased when performing the processing method using a laser beam on the work made of a polymer material, and a laser processed product. Further, the present invention is to provide a laser beam processing apparatus that is used in the laser beam processing method. The present invention relates to a laser beam processing method for processing the work made of a polymer material using a laser beam, wherein the work is irradiated with a laser beam in a state that the optical axis of the laser beam is tilted in the advancing direction of processing by a prescribed angle with respect to the vertical direction of the work.Type: GrantFiled: June 5, 2008Date of Patent: February 14, 2017Assignee: NITTO DENKO CORPORATIONInventors: Kanji Nishida, Naoyuki Matsuo, Atsushi Hino
-
Patent number: 9558960Abstract: A substrate processing method includes a coating step that applies a coating liquid to a substrate having a front surface on which a pattern is formed, thereby forming a coating film on the substrate, a film removing step that heats the substrate to gasify components of the coating film thereby to reduce a thickness of the film, and a film curing step that is performed after or simultaneously with the film removing step and that heats the substrate to cure the coating film through crosslinking reaction. The film removing step is performed under conditions ensuring that an average thickness of the cured coating film is not greater than 80% of an average thickness of the coating film before being subjected to the film removing step.Type: GrantFiled: December 24, 2015Date of Patent: January 31, 2017Assignee: Tokyo Electron LimitedInventors: Takahiro Shiozawa, Kenichi Ueda
-
Patent number: 9559248Abstract: The disclosure includes a laser soldering method of connecting crystalline silicon solar batteries. Methods can include placing conductive soldering strips and crystalline silicon solar batteries on a lower press plate and aligning the conductive soldering strips on metal electrodes of crystalline silicon solar batteries. Methods can also include placing an upper press plate on the conductive soldering strips and the crystalline silicon solar batteries and vacuuming between the upper and lower press plates such that absolute pressure between the upper and lower press plates is less than atmospheric pressure. Methods can also include laser soldering the conductive soldering strips and the crystalline silicon solar batteries.Type: GrantFiled: May 14, 2014Date of Patent: January 31, 2017Assignee: Sharesun Co., Ltd.Inventors: Jingjia Ji, Fan Zhu, Yusen Qin
-
Patent number: 9548378Abstract: A method for forming field effect transistors (FETs) in a multiple wafers per batch epi-reactor includes, providing substrates having therein at least one semiconductor (SC) region with a substantially flat outer surface, modifying such substantially flat outer surface to form a convex-outward curved surface, forming an epitaxial semiconductor layer on the curved surface, and incorporating the epitaxial layer in a field effect transistor formed on the substrate. Where the SC region is of silicon, the epitaxial layer can include silicon-germanium. In a preferred embodiment, the epi-layer forms part of the FET channel. Because of the convex-outward curved surface, the epi-layer grown thereon has much more uniform thickness even when formed in a high volume reactor holding as many as 100 or more substrates per batch. FETs with much more uniform properties are obtained, thereby greatly increasing the manufacturing yield and reducing the cost.Type: GrantFiled: February 9, 2012Date of Patent: January 17, 2017Assignee: GLOBALFOUNDRIES, INC.Inventors: Stephan Kronholz, Nadja Zakowsky, Yew Tuck Chow
-
Patent number: 9543160Abstract: A method includes forming a mask layer forming a first photo resist over the mask layer, performing a first patterning step on the first photo resist, and performing a first etching step on the mask layer using the first photo resist as an etching mask. The first photo resist is then removed. The method further includes forming a particle-fixing layer on a top surface and sidewalls of the mask layer, forming a second photo resist over the particle-fixing layer and the mask layer, performing a second patterning step on the second photo resist, and performing a second etching step on the particle-fixing layer and the mask layer using the second photo resist as an etching mask. The particle-fixing layer is etched through. A target layer underlying the mask layer is etched using the mask layer as an etching mask.Type: GrantFiled: August 19, 2015Date of Patent: January 10, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Ching-Yu Chang
-
Patent number: 9545014Abstract: A solder mask for flip chip interconnection has a common opening that spans a plurality of circuit elements. The solder mask allows confinement of the solder during the re-melt stage of interconnection, yet it is within common design rules for solder mask patterning. Also, a substrate for flip chip interconnection includes a substrate having the common opening that spans a plurality of circuit elements. Also, a flip chip package includes a substrate having a common opening that spans a plurality of circuit elements.Type: GrantFiled: August 28, 2012Date of Patent: January 10, 2017Assignee: STATS ChipPAC Pte. Ltd.Inventor: Rajendra D. Pendse
-
Patent number: 9545013Abstract: A solder mask for flip chip interconnection has a common opening that spans a plurality of circuit elements. The solder mask allows confinement of the solder during the re-melt stage of interconnection, yet it is within common design rules for solder mask patterning. Also, a substrate for flip chip interconnection includes a substrate having the common opening that spans a plurality of circuit elements. Also, a flip chip package includes a substrate having a common opening that spans a plurality of circuit elements.Type: GrantFiled: August 28, 2012Date of Patent: January 10, 2017Assignee: STATS ChipPAC Pte. Ltd.Inventor: Rajendra D. Pendse
-
Patent number: 9545042Abstract: A coating including a carbon nanotube layer including carbon nanotubes; and a coating layer on the carbon nanotube layer is disclosed. The coating layer may include a polyurethane polymer, a polyacrylate polymer, a polysiloxane polymer, an epoxy polymer, or a combination thereof. A coated substrate including the coating is also disclosed.Type: GrantFiled: March 14, 2014Date of Patent: January 10, 2017Assignee: PPG Industries Ohio, Inc.Inventors: Alexander Bimanand, Krishna K. Uprety, Khushroo H. Lakdawala
-
Patent number: 9530883Abstract: A semiconductor device includes a semiconductor region with a charge balance region on a junction blocking region, which has a lower doping concentration. A trench structure having an insulated shield electrode and an insulated gate electrode is provided in the semiconductor region. The semiconductor device further includes one or more features configured to improve operating performance. The features include terminating the trench structure in the junction blocking region, providing a localized doped region adjoining a lower surface of a body region and spaced apart from the trench structure, disposing a notch proximate to the lower surface of the body region, and/or configuring the insulated shield electrode to have a wide portion adjoining a narrow portion.Type: GrantFiled: January 11, 2016Date of Patent: December 27, 2016Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Shengling Deng, Zia Hossain
-
Patent number: 9530736Abstract: A semiconductor device and method of formation are provided. The semiconductor device comprises a metal plug in a first opening over a substrate, the metal plug is over a silicide layer, and the silicide layer is over a metal oxide layer. The metal oxide layer has an oxygen gradient, such that a percentage of oxygen increases from a top surface of the metal oxide layer to a bottom surface of the metal oxide layer. The metal oxide layer unpins the Fermi level of the interface between the metal plug and the substrate, which is exhibited by a lowered Schottky barrier height (SBH) and increased oxygen vacancy states between the V.B. and the C.B. of the metal oxide layer, which decreases the intrinsic resistivity between the metal plug and the substrate as compared to a semiconductor device that lacks such a metal oxide layer.Type: GrantFiled: February 14, 2014Date of Patent: December 27, 2016Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Yu-Hung Lin, Sheng-Hsuan Lin, Chih-Wei Chang, You-Hua Chou
-
Patent number: 9530833Abstract: An illustrative method disclosed herein includes providing a semiconductor structure. The semiconductor structure includes a first interlayer dielectric provided over a semiconductor substrate. A first electrode of a first capacitor is formed over the first interlayer dielectric. A layer of first dielectric material is deposited over the first electrode of the first capacitor and the first interlayer dielectric. A layer of electrically conductive material is deposited over the layer of first dielectric material. A second electrode of the first capacitor and a first electrode of the second capacitor are formed from the layer of electrically conductive material. After the formation of the second electrode of the first capacitor and the first electrode of the second capacitor, a layer of second dielectric material is deposited and a second electrode of the second capacitor is formed over the layer of second dielectric material.Type: GrantFiled: June 17, 2014Date of Patent: December 27, 2016Assignee: GLOBALFOUNDARIES Inc.Inventors: Dina H. Triyoso, Sanford Chu, Johannes Mueller, Patrick Polakowski
-
Patent number: 9520291Abstract: According to an aspect of the present inventive concept there is provided a method of providing an implanted region in a semiconductor structure including a first region and a second region, the method comprising: providing a first implantation mask covering the first region of the semiconductor structure, the first implantation mask including a first sacrificial layer, wherein the first sacrificial layer is formed as a spin-on-carbon (SOC) layer, and a second sacrificial layer, wherein the second sacrificial layer is formed as a spin-on-glass (SOG) layer; subjecting the semiconductor structure to an ion implantation process wherein an extension of the first implantation mask is such that ion implantation in the first region is counteracted and ion implantation in the second region is allowed wherein the second region is implanted; forming a third sacrificial layer covering the second region of the semiconductor structure, wherein the third sacrificial layer includes carbon; removing the second sacrificial laType: GrantFiled: December 23, 2015Date of Patent: December 13, 2016Assignee: IMEC VZWInventors: Zheng Tao, Kaidong Xu
-
Patent number: 9508960Abstract: The present application provides a method for packaging a display device and an apparatus therefor. The method includes: providing a display device, a platform, a laser beam and a magnetic mechanism; wherein the display device includes a light emitting element, the light emitting element includes at least one effective light emitting region thereon and is prepared on an upper surface of a glass substrate, the glass substrate is bonded to a glass cover plate via a sealing adhesive layer; the display device is placed on the platform; the laser beam penetrates the glass cover plate and focuses on the sealing adhesive layer to sinter the sealing adhesive layer; and the magnetic mechanism clamps the glass cover plate and the glass substrate from top to bottom and applies a uniform pressing force on the effective light emitting region of the display device.Type: GrantFiled: July 30, 2013Date of Patent: November 29, 2016Assignee: EverDisplay Optronics (Shanghai) LimitedInventor: Baowei Su
-
Patent number: 9496170Abstract: A method includes depositing a first polymer layer over a first dielectric layer, forming a first opening and a second opening using an etching process, wherein the first opening and the second opening are partially through the first polymer layer, filling the first opening and the second opening with a conductive material to form a first metal line and a second metal line, applying a selective thermal curing process to the first polymer layer until portions of the first polymer layer surrounding the first metal line and the second metal line are cured, removing uncured portions of the first polymer layer through a cleaning process and depositing a second dielectric layer to form an air gap between the first metal line and the second metal line.Type: GrantFiled: February 22, 2016Date of Patent: November 15, 2016Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shin-Yi Yang, Hsiang-Huan Lee, Ming-Han Lee, Hsi-Wen Tien, Shau-Lin Shue
-
Patent number: 9496295Abstract: A method of manufacturing a liquid crystal display includes: forming a sacrificial layer by stacking a non-photosensitive resin; initiating formation of an etch stop layer on the sacrificial layer; forming a photoresist pattern; completing the etch stop layer using the photoresist pattern; ashing the photoresist pattern and the sacrificial layer by using the completed etch stop layer as a mask; forming a microcavity by removing the sacrificial layer; and forming a liquid crystal layer in the microcavity. The horizontal area occupied by the sacrificial layer is reduced by forming the common electrode or the etch stop layer at an upper side, thereby increasing the aperture ratio. Further, the vertical electric field is generated without distortion by horizontally forming the common electrode on the sacrificial layer and forming no common electrode on the sidewall thereof.Type: GrantFiled: September 18, 2014Date of Patent: November 15, 2016Assignee: Samsung Display Co., Ltd.Inventors: Koichi Sugitani, Hoon Kang, Yeun Tae Kim, Kyung Tae Chae
-
Patent number: 9496391Abstract: In one general aspect, an apparatus can include a semiconductor region, and a trench defined within the semiconductor region. The trench can have a depth aligned along a vertical axis and have a length aligned along a longitudinal axis orthogonal to the vertical axis. The trench can have a first portion of the length included in a termination region of the semiconductor region and can have a second portion of the length included in an active region of the semiconductor region.Type: GrantFiled: March 11, 2014Date of Patent: November 15, 2016Assignee: Fairchild Semiconductor CorporationInventors: Joseph A. Yedinak, Richard Stokes, Jason Higgs, Fred Session
-
Patent number: 9481567Abstract: A micro electro mechanical system (MEMS) structure is provided, which includes a first substrate, a second substrate, a MEMS device and a hydrophobic semiconductor layer. The first substrate has a first portion. The second substrate is substantially parallel to the first substrate and has a second portion substantially aligned with the first portion. The MEMS device is between the first portion and the second portion. The hydrophobic semiconductor layer is made of germanium (Ge), silicon (Si) or a combination thereof on the first portion, the second portion or the first portion and the second portion and faces toward the MEMS device. A cap substrate for a MEMS device and a method of fabricating the same are also provided.Type: GrantFiled: June 12, 2014Date of Patent: November 1, 2016Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: I-Shi Wang, Yu-Jui Chen, Ting-Ying Chien, Jen-Hao Liu, Ren-Dou Lee
-
Patent number: 9484430Abstract: A back end of line device and method for fabricating a transistor device include a substrate having an insulating layer formed thereon and a channel layer formed on the insulating layer. A gate structure is formed on the channel layer. Dopants are implanted into an upper portion of the channel layer on opposite sides of the gate structure to form shallow source and drain regions using a low temperature implantation process. An epitaxial layer is selectively grown on the shallow source and drain regions to form raised regions above the channel layer and against the gate structure using a low temperature plasma enhanced chemical vapor deposition process, wherein low temperature is less than about 400 degrees Celsius.Type: GrantFiled: May 22, 2015Date of Patent: November 1, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Wilfried E. Haensch, Bahman Hekmatshoar-Tabari, Ali Khakifirooz, Tak H. Ning, Ghavam G. Shahidi, Davood Shahrjerdi