Abstract: A method of forming a hard mask includes depositing step for depositing a titanium nitride film on a surface of a to-be-processed object; adsorbing step for adsorbing oxygen-containing molecules onto a surface of the titanium nitride film; and heating step for heating the titanium nitride film to a predetermined temperature.
Abstract: Flash light is emitted from flash lamps to the surface of a semiconductor substrate on which a metal layer has been formed for one second or less to momentarily raise temperature on the surface of the semiconductor substrate including the metal layer and an impurity region to a processing temperature of 1000° C. or more. Heat treatment is performed by emitting flash light to the surface of the semiconductor substrate in a forming gas atmosphere containing hydrogen. By heating the surface of the semiconductor substrate to a high temperature in the forming gas atmosphere for an extremely short time period, contact resistance can be reduced without desorbing hydrogen taken in the vicinity of an interface of a gate oxide film for hydrogen termination.
Abstract: A method is described for forming at least one metal contact on a surface of a semiconductor and a device with at least one metal contact. The method is used for forming at least one metal contact (60) on a surface (11) of a semiconductor (10) and has the steps of: applying a metal layer (20) of palladium onto the semiconductor surface (11), applying a mask (40, 50) onto the metal layer (20), and structuring the palladium of the metal layer (20) using the mask (40, 50), wherein lateral deposits (21) of the metal are formed on sidewalls of the mask by the structuring so that the mask is embedded between the deposits (21) and the structured metal layer (20?) after the structuring. Since the mask is conductive, it can remain embedded in the metal. The deposits and the mask form a part of the contact.
Type:
Grant
Filed:
December 17, 2014
Date of Patent:
September 19, 2017
Assignee:
Forschungsverbund Berlin E.V.
Inventors:
Sven Einfeldt, Luca Redaelli, Michael Kneissl
Abstract: Microstructure plating systems and methods are described herein. One method includes depositing a plating-resistant material between a microstructure and a bonding layer, wherein the microstructure comprises a plating process base material and immersing the microstructure in a plating solution.
Type:
Grant
Filed:
May 23, 2016
Date of Patent:
September 12, 2017
Assignee:
Honeywell International Inc.
Inventors:
Gordon A. Shaw, Daniel Baseman, Chris Finn, Jim G. Hunter
Abstract: A method for fabricating a semiconductor device may include: preparing a semiconductor substrate including a doping region; performing tilt implantation using a first additional dopant to form an amorphous region in the doping region; doping a second additional dopant in the amorphous region; forming a metal layer on the doped amorphous region; and reacting the doped amorphous region with the metal layer to form metal silicide.
Abstract: Aspects of the methods and apparatus described herein relate to deposition of tungsten nucleation layers and other tungsten-containing films. Various embodiments of the methods involve exposing a substrate to alternating pulses of a tungsten precursor and a reducing agent at low chamber pressure to thereby deposit a tungsten-containing layer on the surface of the substrate. According to various embodiments, chamber pressure may be maintained at or below 10 Torr. In some embodiments, chamber pressure may be maintained at or below 7 Torr, or even lower, such as at or below 5 Torr. The methods may be implemented with a fluorine-containing tungsten precursor, but result in very low or undetectable amounts of fluorine in the deposited layer.
Abstract: A highly reliable semiconductor device with high withstand voltage is provided. As means therefor, an impurity concentration in a first JTE region is set to 4.4×1017 cm?3 or higher and 6×1017 cm?3 or lower and an impurity concentration in a second JTE region is set to 2×1017 cm?3 or lower in a case of a Schottky diode, and an impurity concentration in the first JTE region is set to 6×1017 cm?3 or higher and 8×1017 cm?3 or lower and an impurity concentration in the second JTE region is set to 2×1017 cm?3 or lower in a case of a junction barrier Schottky diode.
Type:
Grant
Filed:
September 28, 2016
Date of Patent:
September 5, 2017
Assignee:
HITACHI POWER SEMICONDUCTOR DEVICE, LTD.
Abstract: The present invention relates to an organic light emitting diode, comprising: a first electrode; an organic material layer which comprises a hole transport layer, an electron transport layer and an light emitting layer, wherein the hole transport layer may be interposed between the first electrode and the light emitting layer, and the light emitting layer may be interposed between the hole transport layer and the electron transport layer; a second electrode which is disposed on the organic material layer; and a carrier conversion layer which may be interposed between the first electrode and the hole transport layer or between the second electrode and the electron transport layer; wherein the carrier conversion layer has a thickness of 10 nm to 200 nm.
Abstract: The present invention discloses an array substrate, comprising: a substrate; peripheral lines provided in a peripheral region of the substrate; an insulation layer provided over the peripheral lines and comprising through holes located at either side of a breakable portion of the peripheral line respectively; and conductive portions provided at the respective through holes of the insulation layer and electrically connected to the peripheral line through the through holes. With the array substrate having the above configuration, when the peripheral line of the array substrate is broken, a repairing sheet can be spanned the conductive portions at either side of the broken portion, such that portions of the peripheral line on either side of the broken portion are electrically connected through the repairing sheet, thereby the broken portion of the peripheral line can be conveniently repaired so that the array substrate can be used normally.
Abstract: A forming method for an array substrate is provided. The method includes: providing a substrate; forming multiple scanning lines and multiple data lines on the substrate, where the scanning lines cross the data lines and are insulated from the data lines, and the first data lines are arranged in the same layer as the scanning lines; forming a first insulating layer on the first data lines and the scanning lines, and forming first via holes in the first insulating layer; and forming second data lines on the first insulating layer, where the second data lines electrically connect to the first data lines via the first via holes, first signal lines are insulated from the second data lines and the first signal lines are in a same layer with the second data lines.
Abstract: A solid state imaging device having a light sensing section that performs photoelectric conversion of incident light includes: an insulating layer formed on a light receiving surface of the light sensing section; a layer having negative electric charges formed on the insulating layer; and a hole accumulation layer formed on the light receiving surface of the light sensing section.
Abstract: A method of fabricating a BGA carrier, the method comprising combining a conductive portion and a molded dielectric portion, the dielectric portion having a top surface, a bottom surface and an inner surface, the inner surface intersecting said top surface and said bottom surface, the inner surface forming a cavity for receiving a semiconductor die; selectively bonding the semiconductor die to a top surface of the conductive portion; selectively etching part of the conductive portion; and applying solder resist to a bottom surface of the conductive portion.
Abstract: In a method for imprinting optoelectronic components with at least one bus bar, the bus bar following the shape of the optoelectronic component and allowing a homogeneous color impression on the rear face of the component, the bus bar is printed on a basic material before deposition of a photoactive layer. The basic material may comprise a substrate, or an electrically conductive transparent layer on a substrate. Subsequently, a conductive layer on the substrate is structured to form isolated regions, the photoactive layer is deposited and structured, and then a counter electrode is applied and structured.
Abstract: In accordance with embodiments disclosed herein, there are provided methods and systems for implementing damage-and-resist-free laser patterning of dielectric films on textured silicon. For example, in one embodiment, such means include means for depositing a Silicon nitride (SiNx) or SiOx (silicon oxide) layer onto a crystalline silicon (c-Si) substrate by a Plasma Enhanced Chemical Vapor Deposition (PECVD) processing; depositing an amorphous silicon (a-Si) film on top of the SiNx or SiOx layer; patterning the a-Si film to define an etch mask for the SiNx or SiOx layer; removing the SiNx or SiOx layer via a Buffered Oxide Etch (BOE) chemical etch to expose the c-Si surface; removing the a-Si mask with a hydrogen plasma etch in a PECVD tool to prevent current loss from the mask; and plating the exposed c-Si surface with metal contacts. Other related embodiments are disclosed.
Type:
Grant
Filed:
September 29, 2016
Date of Patent:
August 15, 2017
Assignee:
ARIZONA BOARD OF REGENTS ON BEHALF OF ARIZONA STATE UNIVERSITY
Abstract: A method for wafer etching in a deep silicon trench etching process includes the following steps: a. electrostatically absorbing a wafer using an electrostatic chuck, and stabilizing the atmosphere required by the process (S110); b. performing the sub-steps of a main process for the wafer, and the time for the sub-steps of the main process being shorter than the time required by the wafer main process; c. releasing the electrostatic adsorption of the electrostatic chuck on the wafer; d. determining whether the cumulative time of the sub-steps of the main process reaches a predetermined threshold or not, if so, performing the step e (S150), and if not, repeating the operations in the steps a to c (S140); and e. ending a wafer manufacturing process. The etching method avoids the wafer from continuous contact with the electrostatic chuck, reduces electrostatic accumulation on the surface of the wafer, and therefore solves the problem of resist reticulation on the surface of the wafer in the DSIE process.
Abstract: An embodiment is a method including depositing a first flowable film over a substrate in a processing region, the first flowable film comprising silicon and nitrogen, curing the first flowable film in a first step at a first temperature with a first process gas and ultra-violet light, the first process gas including oxygen, curing the first flowable film in a second step at a second temperature with a second process gas and ultra-violet light, the second process gas being different than the first process gas, and annealing the cured first flowable film at a third temperature to convert the cured first flowable film into a silicon oxide film over the substrate.
Abstract: A double-sided diaphragm micro gas-preconcentrator has a micro-gas chamber which is formed by stacking an upper silicon substrate with a lower silicon substrate with a back-on-face configuration. One or more suspended membranes are provided on every silicon substrate. The silicon where the suspended membrane is provided is completely removed for forming a cavity. A thin-film heater is deposited on every suspended membrane. A sorptive film is coated on an inner wall of every suspended membrane. Thus, the upper and lower sides of the preconcentrator in the present invention are suspended membranes, which improve the area of the sorptive film on the diaphragm. As a result, the preconcentrating factor is improved while keeping the small heat capacity, fast heating rate, and low power consumption features of the planar diaphragm preconcentrator.
Type:
Grant
Filed:
January 9, 2015
Date of Patent:
August 8, 2017
Assignee:
University of Electronic Science and Technology of China
Inventors:
Xiaosong Du, Luhua Cheng, Penglin Wu, Huan Yuan, Yadong Jiang, Ze Wu, Yi Li, Dong Qiu
Abstract: A method of fabricating a vertical field effect transistor includes forming a base layer on a doped layer that is formed on a substrate, and forming fin hard masks above the base layer. Spacers are formed adjacent to each side of each of the fin hard masks above the base layer. A width dimension of each of the spacers is the same. Gaps between the spacers are filled with oxide prior to removing the spacers. The spacers are removed to leave gaps of the same width on each side of each of the fin hard masks. An etch in the gaps forms a plurality of fins below the fin hard masks. A height dimension of each of the plurality of fins is the same and a space between two of the plurality of fins is different than a second space between two others of the plurality of fins.
Type:
Grant
Filed:
October 13, 2016
Date of Patent:
August 8, 2017
Assignee:
INTERNATIONAL BUSINESS MACHINES CORPORATION
Abstract: A semiconductor device includes at least first and second semiconductor chips stacked on each other along a first direction, at least one silicon-through-via (TSV) through at least the first semiconductor chip of the first and second semiconductor chips, a contact pad on the at least one TSV of the first semiconductor chip, the contact pad electrically connecting the TSV of the first semiconductor chip to the second semiconductor chip, and a plurality of dummy pads on the first semiconductor chip, the plurality of dummy pads being spaced apart from each other and from the contact pad along a second direction, and the dummy pads having same heights as the contact pads as measured between respective top and bottom surfaces along the first direction.
Abstract: A method for wafer level fabricating a plurality of optoelectronic devices, starting with a wafer that includes a plurality of light detector sensor regions, includes attaching each of a plurality of light source dies to one of a plurality of bond pads on a top surface of the wafer that includes the plurality of light detector sensor regions. The method also includes attaching, to the wafer, a preformed opaque structure made off-wafer from an opaque material, wherein the preformed opaque structure includes opaque vertical optical barriers. Additionally, solder balls or other electrical connectors are attached to the bottom of the wafer. The wafer is diced to separate the wafer into a plurality of optoelectronic devices, each of which includes at least one of the light detector sensor regions, at least one of the light source dies and at least two of the solder balls or other electrical connectors.