Patents Examined by Sonya D. McCall-Shepard
-
Patent number: 9881902Abstract: A semiconductor package includes a substrate, a first electronic component, a first conductive layer, a first pillar layer and a first package body. The first electronic component is disposed on the substrate. The first pillar layer connects the first conductive layer and the substrate. The first package body encapsulates the first conductive layer, the first pillar layer and the first electronic component. The first conductive layer is embedded in the first package body.Type: GrantFiled: May 24, 2016Date of Patent: January 30, 2018Assignee: MEDIATEK INC.Inventors: Wen-Sung Hsu, Shih-Chin Lin, Tao Cheng
-
Patent number: 9875977Abstract: A packaging process of an electronic component includes the following steps. Firstly, a semi-package unit is provided. The semi-package unit includes a first insulation layer and an electronic component. The electronic component is partially embedded within the first insulation layer. The electronic component includes at least one conducting terminal. Then, a metal layer is formed over the surface of the semi-package unit and a part of the metal layer is removed, so that a metal mask is formed on the surface of the semi-package unit and the at least one conducting terminals is exposed. Then, a metal re-distribution layer is formed on the metal mask and the at least one conducting terminal. Then, a part of the metal re-distribution layer and a part of the metal mask are removed, so that at least one contact pad corresponding to the at least one conducting terminal is produced.Type: GrantFiled: February 4, 2016Date of Patent: January 23, 2018Assignee: DELTA ELECTRONICS INT'L (SINGAPORE) PTE LTDInventors: Qin-Jia Cai, Da-Jung Chen
-
Patent number: 9870949Abstract: A semiconductor device and method of formation are provided herein. A semiconductor device includes a fin having a first wall extending along a first plane, the fin including a doped region defining a first furrow on a first side of the first plane. A dielectric is disposed within the first furrow, such that the dielectric is in contact with the first furrow between a first end of the dielectric and a second end of the dielectric. The first end is separated a first distance from the first plane. The dielectric disposed within the furrow increases the isolation of a channel portion of adjacent fins, and thus decreases current leakage of a FinFet, as compared to a FinFet including fins that do not include a dielectric disposed within a furrow.Type: GrantFiled: April 12, 2017Date of Patent: January 16, 2018Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Kuo-Cheng Ching, Guan-Lin Chen
-
Patent number: 9864135Abstract: An electrical device that in one embodiment includes a first semiconductor device positioned on a first portion of a type IV semiconductor substrate, and an optoelectronic light emission device of type III-V semiconductor materials that is in electrical communication with the first semiconductor device. The optoelectronic light emission device is positioned adjacent to the first semiconductor device on the first portion of the type IV semiconductor substrate. A dielectric waveguide is present on a second portion of the type IV semiconductor substrate. An optoelectronic light detection device of type III-V semiconductor material is present on a third portion of the type IV semiconductor device. The dielectric waveguide is positioned between and aligned with the optoelectronic light detection device and optoelectronic light emission device to transmit a light signal from the optoelectronic light emission device to the optoelectronic light detection device.Type: GrantFiled: May 12, 2016Date of Patent: January 9, 2018Assignee: International Business Machines CorporationInventors: Cheng-Wei Cheng, Ning Li, Devendra K. Sadana, Kuen-Ting Shiu
-
Patent number: 9865715Abstract: An epitaxial wafer for a heterojunction bipolar transistor and a heterojunction bipolar transistor that are capable of further reducing a turn-on voltage are provided. An epitaxial wafer for a heterojunction bipolar transistor includes a collector layer made of GaAs, a base layer formed on the collector layer and made of InGaAs, and an emitter layer formed on the base layer and made of InGaP, and the base layer has an In composition that decreases from the emitter layer side toward the collector layer side.Type: GrantFiled: May 26, 2015Date of Patent: January 9, 2018Assignee: SUMITOMO CHEMICAL COMPANY, LIMITEDInventors: Shinjiro Fujio, Takeshi Meguro
-
Patent number: 9865720Abstract: A nitride semiconductor device is disclosed. The semiconductor device provides the GaN channel layer, the InAlN barrier layer on the GaN channel layer, and the n-type AlGaN layer on the InAlN barrier layer. The source and drain electrodes are formed on the n-type AlGaN layer, while, the gate electrode is formed directly on the InAlN barrier layer. The n-type AlGaN layer has the aluminum (Al) composition greater than 20% at the interface against the InAlN barrier layer, which is greater than the aluminum (Al) composition at the interface against the source electrode.Type: GrantFiled: August 19, 2016Date of Patent: January 9, 2018Assignee: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventor: Ken Nakata
-
Patent number: 9865530Abstract: An assembly comprises: at least one element that is capable of transmitting heat; at least one electrically insulating substrate comprising at least one film of a polymer that is a good thermal conductor and electrical insulator; at least one sintered metal joint that is in contact with the polymer film; a main radiator; the radiator being in direct contact, or in contact via a sintered joint, with the substrate.Type: GrantFiled: July 8, 2016Date of Patent: January 9, 2018Assignee: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventor: Rabih Khazaka
-
Patent number: 9859426Abstract: According to yet another non-limiting embodiment, a fin-type field effect transistor (finFET) including a strained channel region includes a semiconductor substrate extending along a first axis to define a length, a second axis perpendicular to the first axis to width, and a third direction perpendicular to the first and second axes to define a height. At least one semiconductor fin on an upper surface of the semiconductor substrate includes a semiconductor substrate portion on an upper surface of the semiconductor substrate, a strain-inducing portion on an upper surface of the semiconductor substrate portion, and an active semiconductor portion defining a strained channel region on an upper surface of the strain-inducing portion. A first height of the semiconductor substrate portion is greater than a second height of the strain-inducing portion.Type: GrantFiled: June 29, 2016Date of Patent: January 2, 2018Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Nicolas J. Loubet, Yann A. Mignot, Pierre Morin
-
Patent number: 9859323Abstract: A complementary metal-oxide-semiconductor (CMOS) image sensor having a passivation layer is provided. The CMOS image sensor includes a sensing device substrate. Isolation structures are positioned within trenches of the sensing device substrate. The isolation structures are arranged along opposing sides of a plurality of image sensing devices. The CMOS image sensor also includes a passivation layer. The passivation layer includes passivation sidewalls arranged along the sidewalls of the isolation structures. A metallic grid overlies the passivation layer. The metallic grid includes a metal framework surrounding openings overlying the plurality of image sensing devices. The passivation layer further includes passivation section underlying the openings.Type: GrantFiled: June 13, 2016Date of Patent: January 2, 2018Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Sheng-Chau Chen, Cheng-Hsien Chou, Cheng-Yuan Tsai, Sheng-Chan Li, Zhi-Yang Wang
-
Patent number: 9859277Abstract: An integrated circuit includes a gate electrode level region that includes a plurality of linear-shaped conductive structures. Each of the plurality of linear-shaped conductive structures is defined to extend lengthwise in a first direction. Some of the plurality of linear-shaped conductive structures form one or more gate electrodes of corresponding transistor devices. A local interconnect conductive structure is formed between two of the plurality of linear-shaped conductive structures so as to extend in the first direction along the two of the plurality of linear-shaped conductive structures.Type: GrantFiled: January 13, 2016Date of Patent: January 2, 2018Assignee: Tela Innovations, Inc.Inventors: Michael C. Smayling, Scott T. Becker
-
Patent number: 9850121Abstract: An integrated circuit device that comprises a single semiconductor substrate, a device layer formed on a frontside of the single semiconductor substrate, a redistribution layer formed on a backside of the single semiconductor substrate, a through silicon via (TSV) formed within the single semiconductor substrate that is electrically coupled to the device layer and to the redistribution layer, a logic-memory interface (LMI) formed on a backside of the single semiconductor substrate that is electrically coupled to the redistribution layer, and a MEMS device formed on the backside of the single semiconductor substrate that is electrically coupled to the redistribution layer.Type: GrantFiled: November 23, 2015Date of Patent: December 26, 2017Assignee: INTEL CORPORATIONInventors: Rajashree Baskaran, Christopher M. Pelto
-
Patent number: 9842790Abstract: A system and method for providing a conductive line is provided. In an embodiment the conductive line is formed by forming two passivation layers, wherein each passivation layer is independently patterned. Once formed, a seed layer is deposited into the two passivation layers, and a conductive material is deposited to fill and overfill the patterns within the two passivation layers. A planarization process such as a chemical mechanical polish may then be utilized in order to remove excess conductive material and form the conductive lines within the two passivation layers.Type: GrantFiled: June 13, 2016Date of Patent: December 12, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yu Yi Huang, Hung-Jui Kuo, Chung-Shi Liu
-
Patent number: 9842933Abstract: Formation of a bottom junction in vertical FET devices may include, for instance, providing an intermediate semiconductor structure comprising a semiconductor substrate, a fin disposed on the semiconductor substrate. The fin has a top surface, spaced-apart vertical sides. A mask is disposed over the top surface of the fin, and at least one is disposed over the vertical sides of the fin. Portions of the substrate are removed to define spaced-apart recesses each extending below a respective one of the spacers. Semiconductor material is grown, such as epitaxially grown, in the recesses.Type: GrantFiled: June 13, 2016Date of Patent: December 12, 2017Assignee: GLOBALFOUNDRIES Inc.Inventors: Hiroaki Niimi, Kwan-Yong Lim, Steven John Bentley, Daniel Chanemougame
-
Patent number: 9842774Abstract: A semiconductor device includes a substrate and a through substrate via structure. The substrate has a through via hole. The through substrate via structure is disposed in the through via hole. The through substrate via structure disposed in the through via hole includes a liner structure and a metal layer. The liner structure includes at least two insulation liners and at least one conductive shielding layer disposed between the insulation liners, in which the insulation liners and the at least one conductive shielding layer conformally cover a sidewall and a bottom of the through via hole. The metal layer covers the liner structure and fills the through via hole.Type: GrantFiled: June 13, 2016Date of Patent: December 12, 2017Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chun-Lin Fang, Ping-Hao Lin, Ching-Hua Chu, Hsiao-Chun Lee, Chi-Feng Huang
-
Patent number: 9837487Abstract: Structures and formation methods of a semiconductor device structure are provided. The semiconductor device structure includes a semiconductor substrate and a gate stack over the semiconductor substrate. The gate stack includes a gate dielectric layer and a work function layer. The gate dielectric layer is between the semiconductor substrate and the work function layer. The semiconductor device structure also includes a halogen source layer. The gate dielectric layer is between the semiconductor substrate and the halogen source layer.Type: GrantFiled: November 30, 2015Date of Patent: December 5, 2017Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chih-Wei Lin, Chih-Lin Wang, Kang-Min Kuo
-
Patent number: 9831259Abstract: Provided is a semiconductor device having improved performance. Over a semiconductor substrate, a dummy control gate electrode is formed via a first insulating film. Over the semiconductor substrate, a memory gate electrode for a memory cell is formed via a second insulating film having an internal charge storage portion so as to be adjacent to the dummy control gate electrode. At this time, the height of the memory gate electrode is adjusted to be lower than the height of the dummy control gate electrode. Then, a third insulating film is formed so as to cover the dummy control gate electrode and the memory gate electrode. Then, the third insulating film is polished to expose the dummy control gate electrode. At this time, the memory gate electrode is not exposed. Then, the dummy control gate electrode is removed and replaced with a metal gate electrode.Type: GrantFiled: September 27, 2016Date of Patent: November 28, 2017Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Hiromasa Yoshimori, Hirofumi Tokita
-
Patent number: 9825064Abstract: The present application discloses a display panel comprising an array of pixel units, each pixel unit comprising a red sub-pixel, a green sub-pixel, and a blue sub-pixel; the red sub-pixel comprising a red light emitting portion; the green sub-pixel comprising a green light emitting portion; and the blue sub-pixel comprising a blue light emitting portion; at least one of the red sub-pixel, the green sub-pixel, and the blue sub-pixel comprising a white light emitting portion for enhancing brightness of the at least one sub-pixel. A first white color coordinate and a second white color coordinate are substantially the same. The first white color coordinate is a white color coordinate of combined light of light emitted from the red sub-pixel, the green sub-pixel, and the blue sub-pixel. The second white color coordinate is a white color coordinate of combined light of light emitted from equal area units of the red light emitting portion, the green light emitting portion, and the blue light emitting portion.Type: GrantFiled: April 6, 2016Date of Patent: November 21, 2017Assignees: BOE TECHNOLOGY GROUP CO., LTD., Chengdu BOE Optoelectronics Technology Co., Ltd.Inventors: Xiangdan Dong, Weiyun Huang
-
Patent number: 9825033Abstract: An integrated circuit device includes a substrate including a first region and a second region, a first transistor in the first region, the first transistor being an N-type transistor and including a first silicon-germanium layer on the substrate, and a first gate electrode on the first silicon-germanium layer, and a second transistor in the second region and including a second gate electrode, the second transistor not having a silicon-germanium layer between the substrate and the second gate electrode.Type: GrantFiled: June 29, 2016Date of Patent: November 21, 2017Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Oh-Kyum Kwon, Myoung-Kyu Park, Chul-Ho Chung
-
Patent number: 9812460Abstract: The present disclosure relates to an integrated circuit (IC) that includes a HKMG hybrid non-volatile memory (NVM) device and that provides small scale and high performance, and a method of formation. In some embodiments, the integrated circuit includes a memory region having a NVM device with a pair of control gate electrodes separated from a substrate by corresponding floating gates. A pair of select gate electrodes are disposed at opposite sides of the pair of control gate electrodes comprise polysilicon. A logic region is disposed adjacent to the memory region and has a logic device with a metal gate electrode disposed over a logic gate dielectric and having bottom and sidewall surfaces covered by a high-k gate dielectric layer.Type: GrantFiled: May 24, 2016Date of Patent: November 7, 2017Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Wei Cheng Wu, Chien-Hung Chang
-
Patent number: 9805983Abstract: A method of forming a power rail to semiconductor devices that includes forming a gate structure extending from a first active region to a second active region of a substrate, and removing a portion of the gate structure forming a gate cut trench separating the first active region from the second active region. A fill material of an alternating sequence of at least two different composition conformally deposited dielectric layers is formed within the gate cut trench. A power rail is formed in the gate cut trench. An aspect ratio of the vertically orientated portions of the alternating sequence of the at least two different composition conformally deposited dielectric layer obstructs lateral etching of the gate cut trench during etching to form a power rail opening for housing the power rail.Type: GrantFiled: August 19, 2016Date of Patent: October 31, 2017Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kangguo Cheng, Hao Tang, Peng Xu