Patents Examined by Tram H. Nguyen
-
Patent number: 9553052Abstract: A magnetic shielding package of a non-volatile magnetic memory element, including: a soft magnetic material support plate 12; a first insulating material layer 13 formed on the support plate; a non-volatile magnetic memory element 11 fixed on the first insulating material layer; a second insulating material layer 14 that encapsulates the memory element and the periphery thereof; in the second insulating material layer, a wiring layer 15, a soft magnetic layer 15b or 25 and a conductive portion 16 connecting an electrode of the circuit surface of the memory element and the wiring layer; and a magnetic shield part 17 containing a soft magnetic material arranged like a wall at a distance from a side surface of the memory element so as to surround the memory element side surface partially or entirely, the magnetic shield part being magnetically connected to the soft magnetic layer.Type: GrantFiled: December 9, 2015Date of Patent: January 24, 2017Assignee: J-DEVICES CORPORATIONInventors: Hiroaki Matsubara, Toshihiro Iwasaki, Tomoshige Chikai, Kiminori Ishido, Shinji Watanabe, Michiaki Tamakawa
-
Patent number: 9540226Abstract: According to an embodiment, a microelectromechanical systems (MEMS) transducer includes a first electrode, a second electrode fixed to an anchor at a perimeter of the second electrode, and a mechanical support separate from the anchor at the perimeter of the second electrode and mechanically connected to the first electrode and the second electrode. The mechanical support is fixed to a portion of the second electrode such that, during operation, a maximum deflection of the second electrode occurs between the mechanical structure and the perimeter of the second electrode.Type: GrantFiled: May 20, 2015Date of Patent: January 10, 2017Assignee: Infineon Technologies AGInventors: Wolfgang Klein, Martin Wurzer, Stefan Barzen, Alfons Dehe
-
Patent number: 9543503Abstract: A magnetic cell includes a magnetic tunnel junction that comprises magnetic and nonmagnetic materials exhibiting hexagonal crystal structures. The hexagonal crystal structure is enabled by a seed material, proximate to the magnetic tunnel junction, that exhibits a hexagonal crystal structure matching the hexagonal crystal structure of the adjoining magnetic material of the magnetic tunnel junction. In some embodiments, the seed material is formed adjacent to an amorphous foundation material that enables the seed material to be formed at the hexagonal crystal structure. In some embodiments, the magnetic cell includes hexagonal cobalt (h-Co) free and fixed regions and a hexagonal boron nitride (h-BN) tunnel barrier region with a hexagonal zinc (h-Zn) seed region adjacent the h-Co. The structure of the magnetic cell enables high tunnel magnetoresistance, high magnetic anisotropy strength, and low damping. Methods of fabrication and semiconductor devices are also disclosed.Type: GrantFiled: February 17, 2016Date of Patent: January 10, 2017Assignee: Micron Technology, Inc.Inventors: Roy E. Meade, Sumeet C. Pandey, Gurtej S. Sandhu
-
Patent number: 9543336Abstract: A thin-film transistor array panel includes a substrate, a first gate electrode disposed on the substrate, a first self-assembled monolayer disposed on the first gate electrode, a gate insulating layer disposed on the first self-assembled monolayer, a semiconductor disposed on the gate insulating layer, a drain electrode overlapping the semiconductor, the drain electrode being separated from and facing a source electrode with respect to the semiconductor, a first interlayer insulating layer disposed on the source electrode and the drain electrode, a second self-assembled monolayer disposed on the first interlayer insulating layer, a second gate electrode disposed on the second self-assembled monolayer, a second interlayer insulating layer disposed on the second gate electrode, and a pixel electrode disposed on the second interlayer insulating layer and connected to the drain electrode.Type: GrantFiled: December 9, 2015Date of Patent: January 10, 2017Assignee: Samsung Display Co., Ltd.Inventors: Masataka Kano, Ji Hun Lim, Yeon Keon Moon, Jun Hyung Lim, So Young Koo, Myoung Hwa Kim
-
Patent number: 9536888Abstract: The present disclosure relates a method of forming an integrated circuit. In some embodiments, the method is performed by patterning a first masking layer over a substrate to have a first plurality of openings at a memory cell region and a second plurality of openings at a boundary region. A first plurality of dielectric bodies are formed within the first plurality of openings and a second plurality of dielectric bodies are formed within the second plurality of openings. A second masking layer is formed over the first masking layer and the first and second plurality of dielectric bodies. The first and second masking layers are removed at the memory cell region, and a first conductive layer is formed to fill recesses between the first plurality of dielectric bodies. A planarization process reduces a height of the first conductive layer and removes the first conductive layer from over the boundary region.Type: GrantFiled: December 23, 2014Date of Patent: January 3, 2017Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chang-Ming Wu, Harry-Hak-Lay Chuang, Shih-Chang Liu
-
Patent number: 9536879Abstract: A method includes forming a plurality of fins on a substrate, a gate is formed over a first portion of the plurality of fins with a second portion of the plurality of fins remaining exposed. Spacers are formed on opposite sidewalls of the second portion of the plurality of fins. The second portion of the plurality fins is removed to form a trench between the spacers. An epitaxial layer is formed in the trench. The spacers on opposite sides of the epitaxial layer constrain lateral growth of the epitaxial layer.Type: GrantFiled: July 9, 2014Date of Patent: January 3, 2017Assignee: International Business Machines CorporationInventors: Brian J. Greene, Arvind Kumar, Dan M. Mocuta
-
Patent number: 9515029Abstract: A radio frequency (RF) module comprises a conductive top layer configured to improve RF interference-shielding functionality with respect to one or more RF devices disposed on the module. The conductive top layer may be segmented as to form one or more segments of the top layer that are at least partially electrically isolated from surrounding segments or devices. A module may have a plurality of devices disposed thereon, wherein separate, at least partially isolated, top conductive layers correspond to different devices of the module. The top layer may be etched or cut to achieve such segmentation.Type: GrantFiled: October 16, 2015Date of Patent: December 6, 2016Assignee: Skyworks Solutions, Inc.Inventors: Howard E. Chen, Matthew Sean Read, Anthony James LoBianco, Hoang Mong Nguyen, Guohao Zhang, Dinhphuoc Vu Hoang
-
Patent number: 9515038Abstract: A system and method for providing a post-passivation and underbump metallization is provided. An embodiment comprises a post-passivation layer that is larger than an overlying underbump metallization. The post-passivation layer extending beyond the underbump metallization shields the underlying layers from stresses generated from mismatches of the materials' coefficient of thermal expansion.Type: GrantFiled: May 5, 2015Date of Patent: December 6, 2016Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ming-Chih Yew, Fu-Jen Li, Po-Yao Lin, Chia-Jen Cheng, Hsiu-Mei Yu
-
Patent number: 9515136Abstract: An integrated device has: a structural layer of semiconductor material doped with a first conductivity type and having a top surface defining a plane; a functional region, doped with a second conductivity type, arranged in an active area of the structural layer at the top surface, in the proximity of an edge area of the integrated device, which externally surrounds the active area; and an edge termination region, doped with the second conductivity type, joined to the functional region and arranged in the edge area. The edge termination region has a doping profile and a junction depth that vary in a first direction parallel to the plane.Type: GrantFiled: March 23, 2015Date of Patent: December 6, 2016Assignee: STMicroelectronics S.r.l.Inventor: Leonardo Fragapane
-
Patent number: 9515006Abstract: A method for 3D device packaging utilizes through-hole metal post techniques to mechanically and electrically bond two or more dice. The first die includes a set of through-holes extending from a first surface of the first die to a second surface of the first die. The second die includes a third surface and a set of metal posts. The first die and the second die are stacked such that the third surface of the second die faces the second surface of the first die, and each metal post extends through a corresponding through-hole to a point beyond the first surface of the first die, electrically coupling the first die and the second die.Type: GrantFiled: June 12, 2014Date of Patent: December 6, 2016Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Douglas M. Reber, Mehul D. Shroff, Edward O. Travis
-
Patent number: 9508702Abstract: A method for 3D device packaging utilizes through-substrate metal posts to mechanically and electrically bond two or more dice. The first die includes a set of access holes extending from a surface of the first die to a set of pads at a metal layer of the first die. The second die includes a set of metal posts. The first die and the second die are stacked such that each metal post extends from a surface of the second die toward a corresponding pad via a corresponding access hole. The first die and second die are mechanically and electrically bonded via solder joints formed between the metal posts and the corresponding pads.Type: GrantFiled: January 31, 2014Date of Patent: November 29, 2016Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Douglas M Reber, Mehul D. Shroff, Edward O. Travis
-
Patent number: 9508671Abstract: The present disclosure relates to bonding structures useful in semiconductor packages. In an embodiment, a semiconductor device includes a semiconductor element and two pillar structures. The semiconductor element has a surface and includes at least one bonding pad disposed adjacent to the surface. The two pillar structures are disposed on the one bonding pad. The two pillar structures are symmetric and formed of a same material.Type: GrantFiled: April 20, 2015Date of Patent: November 29, 2016Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Wan-Ting Chiu, Chien-Fan Chen
-
Patent number: 9508701Abstract: A method for 3D device packaging utilizes through-substrate pillars to mechanically and electrically bond two or more dice. The first die includes a set of access holes extending from a surface of the first die to a set of pads at a metal layer of the first die. The second die includes a set of metal pillars. The first die and the second die are stacked such that each metal pillar extends from a surface of the second die to a corresponding pad via a corresponding access hole. The first die and second die are mechanically and electrically bonded via solder joints formed between the metal pillars and the corresponding pads.Type: GrantFiled: September 27, 2013Date of Patent: November 29, 2016Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Douglas M. Reber, Mehul D. Shroff, Edward O. Travis
-
Patent number: 9455273Abstract: In a semiconductor device having an SRAM memory cell, its reliability is improved. In the semiconductor device having the SRAM memory cell, electrically-independent four semiconductor regions functioning as hack gates are provided below two load transistors and two driver transistors, so that threshold voltages for the load transistors and driver transistors are controlled. And, the two n-type semiconductor regions provided below the two load transistors are electrically isolated from each other by a p-type semiconductor region.Type: GrantFiled: October 22, 2015Date of Patent: September 27, 2016Assignee: Renesas Electronics CorporationInventor: Hideki Makiyama
-
Patent number: 9450183Abstract: The present disclosure relates to an RRAM (resistive random access memory) cell having a top electrode with a geometry configured to improve the electric performance of the RRAM cell, and an associated method of formation. In some embodiments, the RRAM cell has a lower insulating layer with a micro-trench located over a lower metal interconnect layer disposed within a lower inter-level dielectric (ILD) layer that overlies a semiconductor substrate. A bottom electrode is disposed over the micro-trench, and a dielectric data storage layer is located over the bottom electrode. A top electrode is disposed over the dielectric data storage layer. The top electrode has a protrusion that extends outward from a bottom surface of the top electrode at a position overlying the micro-trench. The protrusion generates a region having an enhanced electric field within the dielectric data storage layer, which improves performance of the RRAM cell.Type: GrantFiled: August 12, 2014Date of Patent: September 20, 2016Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Jian-Shiou Huang, Yao-Wen Chang, Hsing-Lien Lin, Cheng-Yuan Tsai, Chia-Shiung Tsai
-
Patent number: 9443854Abstract: A method includes forming a plurality of fins on a substrate, conformally depositing a nitride liner above and in direct contact with the plurality of fins and the substrate, removing a top portion of the nitride liner above the plurality of fins to expose a top surface of the plurality of fins, forming a gate over a first portion of the plurality of fins, a second portion of the plurality of fins remains exposed, forming spacers on opposite sidewalls of the nitride liner on the second portion of the plurality of fins, removing the second portion of the plurality of fins to form a trench between opposing sidewalls of the nitride liner, and forming an epitaxial layer in the trench, the lateral growth of the epitaxial layer is constrained by the nitride liner to form constrained source-drain regions.Type: GrantFiled: October 23, 2015Date of Patent: September 13, 2016Assignee: International Business Machines CorporationInventors: Brian J. Greene, Arvind Kumar, Dan M. Mocuta
-
Patent number: 9443802Abstract: Disclosed herein is a semiconductor device, including: a first substrate including a first electrode, and a first insulating film configured from a diffusion preventing material for the first electrode and covering a periphery of the first electrode, the first electrode and the first insulating film cooperating with each other to configure a bonding face; and a second substrate bonded to and provided on the first substrate and including a second electrode joined to the first electrode, and a second insulating film configured from a diffusion preventing material for the second electrode and covering a periphery of the second electrode, the second electrode and the second insulating film cooperating with each other to configure a bonding face to the first substrate.Type: GrantFiled: May 21, 2015Date of Patent: September 13, 2016Assignee: Sony CorporationInventors: Yoshihisa Kagawa, Kenichi Aoyagi, Yoshiya Hagimoto, Nobutoshi Fujii
-
Patent number: 9437622Abstract: A thin film transistor and a method for manufacturing the same, an array substrate and a display device that can prevent the semiconductor layer in a channel region from damage. The thin film transistor includes a gate electrode, a gate insulating layer, a semiconductor layer, an insulator layer, and source/drain electrodes, the insulator layer is provided on the semiconductor layer, covers channel regions of the source/drain electrodes, and is formed of a metal oxide insulator. In this thin film transistor, when water vapor from the air penetrates, the insulator layer formed of the metal oxide insulator will firstly reacts with the water vapor to prevent the metal oxide semiconductor in the channel region from damage.Type: GrantFiled: June 18, 2013Date of Patent: September 6, 2016Assignees: BOE TECHNOLOGY GROUP CO., LTD., HEFEI BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.Inventor: Lei Du
-
Patent number: 9437536Abstract: A method of making an assembly can include forming a circuit structure defining front and rear surfaces, and forming a substrate onto the rear surface. The forming of the circuit structure can include forming a first dielectric layer coupled to the carrier. The first dielectric layer can include front contacts configured for joining with contacts of one or more microelectronic elements, and first traces. The forming of the circuit structure can include forming rear conductive elements at the rear surface coupled with the front contacts through the first traces. The forming of the substrate can include forming a dielectric element directly on the rear surface. The dielectric element can have first conductive elements facing the rear conductive elements and joined thereto. The dielectric element can include second traces coupled with the first conductive elements. The forming of the substrate can include forming terminals at a surface of the substrate.Type: GrantFiled: October 16, 2015Date of Patent: September 6, 2016Assignee: Invensas CorporationInventors: Liang Wang, Rajesh Katkar, Hong Shen, Cyprian Emeka Uzoh, Belgacem Haba
-
Patent number: 9431533Abstract: An integrated circuit containing an NMOS transistor with a boron-doped halo is formed by co-implanting carbon in at least three angled doses with the boron halo implants. The carbon is co-implanted at tilt angles within 5 degrees of the boron halo implant tilt angle. An implant energy of at least one of the angled carbon co-implant is greater than the implant energy of the boron halo implant. A total carbon dose of the angled carbon co-implants is at least 5 times a total boron dose of the boron halo implants. The NMOS transistor has a carbon concentration in the halo regions which is at least 5 times greater than the boron concentration in the halo regions. The co-implanted carbon extends under the gate of the NMOS transistor.Type: GrantFiled: June 7, 2015Date of Patent: August 30, 2016Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Ebenezer Eshun