Field Effect Transistor Patents (Class 257/192)
-
Patent number: 9142658Abstract: A compound semiconductor device includes: a compound semiconductor layer; and a gate electrode formed above the compound semiconductor layer; and a source electrode and a drain electrode formed on both sides of the gate electrode, on the compound semiconductor layer, wherein the source electrode has a plurality of bottom surfaces along transit electrons out of contact surfaces with the compound semiconductor layer, and the plural bottom surfaces are located at different distances from the transit electrons, with the bottom surface closer to the gate electrode being more apart from the transit electrons.Type: GrantFiled: September 20, 2013Date of Patent: September 22, 2015Assignee: Transphorm Japan, Inc.Inventors: Toshihide Kikkawa, Kenji Nukui
-
Patent number: 9136364Abstract: The current invention provides the design of the field effect transistor with lateral channel suitable for high voltage switching. In such a transistor, the electrical charge stored in the high electric field region has to vary as the transistor switches from ON to OFF state and back. The invention provides the method of calculating the necessary recharging path parameters based on the material parameters of the FET and desired blocking voltage, ON state resistance and switching speed. The invention can be used in power electronics by providing circuits and parts, for example, for electrical power distribution between power plant customers, for automotive, craft and space applications and many other applications where high voltage in excess of 400-600 V is involved.Type: GrantFiled: September 15, 2010Date of Patent: September 15, 2015Assignee: Power Integrations, Inc.Inventor: Alexey Kudymov
-
Patent number: 9136341Abstract: A field effect transistor having at least one structure configured to redistribute and/or reduce an electric field from gate finger ends is disclosed. Embodiments of the field effect transistor include a substrate, an active region disposed on the substrate, at least one source finger in contact with the active region, at least one drain finger in contact with the active region, and at least one gate finger in rectifying contact with the active region. One embodiment has at least one end of the at least one gate finger extending outside of the active region. Another embodiment includes at least one source field plate integral with the at least one source finger. The at least one source field plate extends over the at least one gate finger that includes a portion outside of the active region. Either embodiment can also include a sloped gate foot to further improve high voltage operation.Type: GrantFiled: March 12, 2013Date of Patent: September 15, 2015Assignee: RF Micro Devices, Inc.Inventors: Kevin Wesley Kobayashi, Haldane S. Henry, Andrew P. Ritenour
-
Patent number: 9136343Abstract: Deep gate-all-around semiconductor devices having germanium or group III-V active layers are described. For example, a non-planar semiconductor device includes a hetero-structure disposed above a substrate. The hetero-structure includes a hetero-junction between an upper layer and a lower layer of differing composition. An active layer is disposed above the hetero-structure and has a composition different from the upper and lower layers of the hetero-structure. A gate electrode stack is disposed on and completely surrounds a channel region of the active layer, and is disposed in a trench in the upper layer and at least partially in the lower layer of the hetero-structure. Source and drain regions are disposed in the active layer and in the upper layer, but not in the lower layer, on either side of the gate electrode stack.Type: GrantFiled: January 24, 2013Date of Patent: September 15, 2015Assignee: Intel CorporationInventors: Ravi Pillarisetty, Willy Rachmady, Van H. Le, Seung Hoon Sung, Jessica S. Kachian, Jack T. Kavalieros, Han Wui Then, Gilbert Dewey, Marko Radosavljevic, Benjamin Chu-Kung, Niloy Mukherjee
-
Patent number: 9130028Abstract: A normally OFF field effect transistor (FET) comprising: a plurality of contiguous nitride semiconductor layers having different composition and heterojunction interfaces between contiguous layers, a Fermi level, and conduction and valence energy bands; a source and a drain overlying a top nitride layer of the plurality of nitride layers and having source and drain access regions respectively comprising regions of at least two of the heterojunctions near the source and drain; a first gate between the source and drain; wherein when there is no potential difference between the gates and a common ground voltage, a two dimensional electron gas (2DEG) is present in the access region at a plurality of heterojunctions in each of the source and drain access regions, and substantially no 2DEG is present adjacent any regions of the heterojunctions under the first gate.Type: GrantFiled: August 23, 2012Date of Patent: September 8, 2015Assignee: VISIC TECHNOLOGIES LTD.Inventors: Gregory Bunin, Tamara Baksht, David Rozman
-
Patent number: 9129961Abstract: Electronic apparatus and methods of forming the electronic apparatus include a gallium lanthanide oxide film for use in a variety of electronic systems. The gallium lanthanide oxide film may be structured as one or more monolayers. The gallium lanthanide oxide film may be formed using atomic layer deposition.Type: GrantFiled: July 1, 2011Date of Patent: September 8, 2015Assignee: Micron Technology, Inc.Inventors: Kie Y. Ahn, Leonard Forbes
-
Patent number: 9129889Abstract: In one embodiment, Group III-nitride materials are used to form a semiconductor device. A fin structure is formed in the Group III-nitride material, and a gate structure, source electrodes and drain electrodes are formed in spaced relationship to the fin structure. The fin structure provides both polar and semi-polar 2DEG regions. In one embodiment, the gate structure is configured to control current flow in the polar 2DEG region. Shield conductor layers are included above the gate structure and in spaced relationship with drain regions of the semiconductor device.Type: GrantFiled: March 10, 2014Date of Patent: September 8, 2015Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Balaji Padmanabhan, John Michael Parsey, Jr., Ali Salih, Prasad Venkatraman
-
Patent number: 9123791Abstract: A semiconductor device includes a first compound semiconductor material including a first doping concentration and a second compound semiconductor material on the first compound semiconductor material, the second compound semiconductor material including a different material than the first compound semiconductor material. The semiconductor device further includes a control electrode and at least one buried semiconductor material region including a second doping concentration different from the first doping concentration. The at least one buried semiconductor material region is disposed in the first compound semiconductor material in a region other than a region of the first compound semiconductor material being covered by the control electrode.Type: GrantFiled: January 9, 2014Date of Patent: September 1, 2015Assignee: Infineon Technologies Austria AGInventor: Gilberto Curatola
-
Patent number: 9123566Abstract: Disclosed are complementary metal-oxide-semiconductor (CMOS) devices and methods of manufacturing such CMOS devices. In some embodiments, an example CMOS device may include a substrate, and a buffer layer formed on the substrate, where the buffer layer comprises Si1-xGex, where x is less than 0.5. The example CMOS device may further include one or more pMOS channel layer elements, where each pMOS channel layer element comprises Si1-yGey, and where y is greater than x. The example CMOS device may still further include one or more nMOS channel layer elements, where each nMOS channel layer element comprises Si1-zGez, and where z is less than x. In some embodiments, the example CMOS device may be a fin field-effect transistor (FinFET) CMOS device and may further include a first fin structure including the pMOS channel layer element(s) and a second fin structure including the nMOS channel layer element(s).Type: GrantFiled: July 3, 2013Date of Patent: September 1, 2015Assignee: IMECInventors: Jerome Mitard, Liesbeth Witters
-
Patent number: 9117755Abstract: A method for fabricating a semiconductor device includes forming ohmic electrodes on a source region and a drain region of a nitride semiconductor layer, forming a low-resistance layer between an uppermost surface of the nitride semiconductor layer and the ohmic electrodes by annealing the nitride semiconductor layer, removing the ohmic electrodes from at least one of the source region and the drain region after forming the low-resistance layer, and forming at least one of a source electrode and a drain electrode on the low-resistance layer, the at least one of a source electrode and a drain electrode having an edge, a distance between the edge and a gate electrode is longer than a distance between an edge of the low-resistance layer and the gate electrode.Type: GrantFiled: April 30, 2014Date of Patent: August 25, 2015Assignee: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventor: Shinya Mizuno
-
Patent number: 9117791Abstract: Techniques are disclosed for forming transistor devices having reduced parasitic contact resistance relative to conventional devices. The techniques can be implemented, for example, using a standard contact stack such as a series of metals on, for example, silicon or silicon germanium (SiGe) source/drain regions. In accordance with one example such embodiment, an intermediate boron doped germanium layer is provided between the source/drain and contact metals to significantly reduce contact resistance. Numerous transistor configurations and suitable fabrication processes will be apparent in light of this disclosure, including both planar and non-planar transistor structures (e.g., FinFETs), as well as strained and unstrained channel structures. Graded buffering can be used to reduce misfit dislocation. The techniques are particularly well-suited for implementing p-type devices, but can be used for n-type devices if so desired.Type: GrantFiled: September 30, 2011Date of Patent: August 25, 2015Assignee: INTEL CORPORATIONInventors: Glenn A. Glass, Anand S. Murthy, Tahir Ghani
-
Patent number: 9117892Abstract: There is provided a high-performance compound semiconductor epitaxial wafer that has an improved linearity of the voltage-current characteristic, a producing method thereof, and a judging method thereof. Provided is a semiconductor wafer including a compound semiconductor that produces a two-dimensional carrier gas, a carrier supply semiconductor that supplies a carrier to the compound semiconductor, and a mobility lowering semiconductor that is disposed between the compound semiconductor and the carrier supply semiconductor and that has a mobility lowering factor that makes the mobility of the carrier in the mobility lowering semiconductor lower than the mobility of the carrier in the compound semiconductor.Type: GrantFiled: October 5, 2011Date of Patent: August 25, 2015Assignee: SUMITOMO CHEMICAL COMPANY, LIMITEDInventor: Tsuyoshi Nakano
-
Patent number: 9111851Abstract: Provided is an enhancement mode GaN-based transistor device including an epitaxial stacked layer disposed on a substrate; a source layer and a drain layer disposed on a surface of the epitaxial stacked layer; a p-type metal oxide layer disposed between the source layer and the drain layer; and a gate layer disposed on the p-type metal oxide layer. Besides, the p-type metal oxide layer includes a body part disposed on the surface of the epitaxial stacked layer, and a plurality of extension parts connecting the body part and extending into the epitaxial stacked layer. With such structure, the enhancement mode GaN-based transistor device can effectively suppress generation of the gate leakage current.Type: GrantFiled: November 28, 2012Date of Patent: August 18, 2015Assignee: Industrial Technology Research InstituteInventors: Wei-Hung Kuo, Suh-Fang Lin, Rong Xuan
-
Patent number: 9112027Abstract: A semiconductor device includes a gate electrode formed on a silicon substrate via a gate insulation film in correspondence to a channel region, source and drain regions of a p-type diffusion region formed in the silicon substrate at respective outer sides of sidewall insulation films of the gate electrode, and a pair of SiGe mixed crystal regions formed in the silicon substrate at respective outer sides of the sidewall insulation films in epitaxial relationship to the silicon substrate, the SiGe mixed crystal regions being defined by respective sidewall surfaces facing with each other, wherein, in each of the SiGe mixed crystal regions, the sidewall surface is defined by a plurality of facets forming respective, mutually different angles with respect to a principal surface of the silicon substrate.Type: GrantFiled: August 26, 2014Date of Patent: August 18, 2015Assignee: SOCIONEXT INC.Inventors: Yosuke Shimamune, Akira Katakami, Akiyoshi Hatada, Masashi Shima, Naoyoshi Tamura
-
Patent number: 9101824Abstract: A system and method for virtual gaming in a vehicle. The system and method include detecting a first set of image position data defining a first set of image position data defining a first position of images projected on a game surface. The system and method include detecting a set of player position data defining a gesture of one or more players relative to the first set of image position data and the game surface. The system and method include calculating a second set of image position data based on the first set of image position data and the set of player position data. The system and method include projecting images according to the second set of image position data on the game surface.Type: GrantFiled: March 15, 2013Date of Patent: August 11, 2015Assignee: Honda Motor Co., Ltd.Inventor: Duane Matthew Cash
-
Patent number: 9099491Abstract: A method for fabricating a heterojunction field-effect transistor includes implanting p-type dopants form an implanted area in a first layer of III-V semiconductor alloy, removing an upper part of the first layer and of the implanted area by maintaining vapor phase epitaxy conditions, stopping the removal when the density of the dopant at the upper face of the implanted area is maximal, forming a second layer of III-V semiconductor alloy by vapor phase epitaxy on the implanted area and on the first layer, forming a third layer of III-V semiconductor alloy by vapor phase epitaxy in order to form an electron gas layer at the interface between the third layer and the second layer, and forming a control gate on the third layer plumb with the implanted area.Type: GrantFiled: November 26, 2013Date of Patent: August 4, 2015Assignee: Commissariat a l'energie atomique et aux energies alternativesInventor: Matthew Charles
-
Patent number: 9099341Abstract: The following layers are deposited above the upper surface of a base substrate in this order with a lattice relaxation layer therebetween: a lower barrier layer made of AlxGa1-xN (0<x?0.20), a channel layer made of GaN, and an upper barrier layer made of AlyGa1-yN (0.15?y?0.30, where x<y). A drain electrode, a source electrode, and an insulating layer are placed on the upper surface of the upper barrier layer. Furthermore, a gate electrode is placed in a position spaced with the insulating layer. A recessed structure is placed directly under the gate electrode. The channel layer includes an n-type doped second channel sub-layer and undoped first channel sub-layer deposited on the lower barrier layer in that order. The bottom of the recessed structure is within the heightwise range of the first channel sub-layer.Type: GrantFiled: January 23, 2014Date of Patent: August 4, 2015Assignee: Murata Manufacturing Co., Ltd.Inventor: Hiromasa Saeki
-
Patent number: 9093273Abstract: A method comprises growing a channel layer over a substrate, wherein the channel layer comprises a first channel region and a second channel region, and wherein the first channel region and the second channel region are separated by a first isolation region, depositing a hard mask layer over the channel layer, patterning the hard mask layer, applying a first delta doping process to the first channel region to form a first delta doping layer over the first channel region, applying a second delta doping process to the second channel region to form a second delta doping layer over the second channel region, wherein the second delta doping layer is of a different doping density from the first delta doping layer and applying a diffusion process to the first delta doping layer and the second delta doping layer.Type: GrantFiled: August 23, 2013Date of Patent: July 28, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Krishna Kumar Bhuwalka, Martin Christopher Holland
-
Patent number: 9093264Abstract: Described are apparatus and methods for forming silicon interfacial layers on germanium or III-V materials. Such silicon layers may be deposited by atomic layer deposition at specific temperatures to avoid interdiffusion of silicon and the germanium or III-V material.Type: GrantFiled: April 18, 2013Date of Patent: July 28, 2015Assignee: Applied Materials, Inc.Inventor: Khaled Z. Ahmed
-
Patent number: 9093366Abstract: An N-polar III-N transistor includes a III-N buffer layer, a first III-N barrier layer, and a III-N channel layer, the III-N channel layer having a gate region and a plurality of access regions on opposite sides of the gate region. The compositional difference between the first III-N barrier layer and the III-N channel layer causes a conductive channel to be induced in the access regions of the III-N channel layer. The transistor also includes a source, a gate, a drain, and a second III-N barrier layer between the gate and the III-N channel layer. The second III-N barrier layer has an N-face proximal to the gate and a group-III face opposite the N-face, and has a larger bandgap than the III-N channel layer. The lattice constant of the first III-N barrier layer is within 0.5% of the lattice constant of the buffer layer.Type: GrantFiled: April 9, 2013Date of Patent: July 28, 2015Assignee: Transphorm Inc.Inventors: Umesh Mishra, Srabanti Chowdhury, Carl Joseph Neufeld
-
Patent number: 9087776Abstract: In a nitride-based semiconductor device, an undoped gallium nitride (GaN) layer is formed on an aluminum gallium nitride (AlGaN) layer, and a silicon carbon nitride (SixC1-xN) functional layer is formed on the undoped GaN layer.Type: GrantFiled: July 18, 2013Date of Patent: July 21, 2015Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Jae Hoon Lee
-
Patent number: 9087718Abstract: A III-N enhancement-mode transistor includes a III-N structure including a conductive channel, source and drain contacts, and a gate electrode between the source and drain contacts. An insulator layer is over the III-N structure, with a recess formed through the insulator layer in a gate region of the transistor, with the gate electrode at least partially in the recess. The transistor further includes a field plate having a portion between the gate electrode and the drain contact, the field plate being electrically connected to the source contact. The gate electrode includes an extending portion that is outside the recess and extends towards the drain contact. The separation between the conductive channel and the extending portion of the gate electrode is greater than the separation between the conductive channel and the portion of the field plate that is between the gate electrode and the drain contact.Type: GrantFiled: March 13, 2013Date of Patent: July 21, 2015Assignee: Transphorm Inc.Inventor: Rakesh K. Lal
-
Patent number: 9082693Abstract: A nitride semiconductor based power converting device includes a nitride semiconductor based power transistor, and at least one nitride semiconductor based passive device. The passive device and the power transistor respectively include a channel layer including a first nitride semiconductor material, and a channel supply layer on the channel layer including a second nitride semiconductor material to induce a 2-dimensional electron gas (2DEG) at the channel layer. The passive device may be a resistor, an inductor, or a capacitor.Type: GrantFiled: June 19, 2013Date of Patent: July 14, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Woo-chul Jeon, Baik-woo Lee, Jai-kwang Shin, Jae-joon Oh
-
Patent number: 9082884Abstract: A Schottky diode has: a semiconductor layer stack including a GaN layer formed over a substrate and an AlGaN layer formed on the GaN layer and having a wider bandgap than the GaN layer; an anode electrode and a cathode electrode which are formed at an interval therebetween on the semiconductor layer stack; and a block layer formed in a region between the anode electrode and the cathode electrode so as to contact the AlGaN layer. A part of the anode electrode is formed on the block layer so as not to contact the surface of the AlGaN layer. The barrier height between the anode electrode and the block layer is greater than that between the anode electrode and the AlGaN layer.Type: GrantFiled: October 21, 2013Date of Patent: July 14, 2015Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.Inventors: Daisuke Shibata, Yoshiharu Anda
-
Patent number: 9076712Abstract: An electrical mobility-controlled material includes a solid state host material having a controllable Fermi energy level and electrical charge carriers with a charge carrier mobility. At least one Fermi level energy at which a peak in charge carrier mobility is to occur is prespecified for the host material. A plurality of particles are distributed in the host material, with at least one particle disposed with an effective mass and a radius that minimize scattering of the electrical charge carriers for the at least one prespecified Fermi level energy of peak charge carrier mobility. The minimized scattering of electrical charge carriers produces the peak charge carrier mobility only at the at least one prespecified Fermi level energy, set by the particle effective mass and radius, the charge carrier mobility being less than the peak charge carrier mobility at Fermi level energies other than the at least one prespecified Fermi level energy.Type: GrantFiled: September 4, 2013Date of Patent: July 7, 2015Assignee: Massachusetts Institute of TechnologyInventors: Mona Zebarjadi, Bolin Liao, Keivan Esfarjani, Gang Chen
-
Patent number: 9070710Abstract: A semiconductor process includes the following steps. A substrate is provided. At least a fin-shaped structure is formed on the substrate and a gate structure partially overlapping the fin-shaped structure is formed. Subsequently, a dielectric layer is blanketly formed on the substrate, and a part of the dielectric layer is removed to form a first spacer on the fin-shaped structure and a second spacer besides the fin-shaped structure. Furthermore, the second spacer and a part of the fin-shaped structure are removed to form at least a recess at a side of the gate structure, and an epitaxial layer is formed in the recess.Type: GrantFiled: June 7, 2013Date of Patent: June 30, 2015Assignee: UNITED MICROELECTRONICS CORP.Inventors: Ssu-I Fu, Cheng-Guo Chen, Yu-Hsiang Hung, Chung-Fu Chang, Chien-Ting Lin
-
Patent number: 9070761Abstract: A field effect transistor (FET) having fingers with rippled edges is disclosed. The FET includes a semiconductor substrate having a front side with a finger axis. A drain finger is disposed on the front side of the semiconductor substrate such that a greatest dimension of the drain finger lies parallel to the finger axis. A gate finger is disposed on the front side of the semiconductor substrate. The gate finger is spaced from the drain finger such that a greatest dimension of the gate finger lies parallel to the finger axis. A source finger is disposed on the front side of the semiconductor substrate. The source finger is spaced from the gate finger such that a greatest dimension of the source finger lies parallel to the finger axis. The drain finger, the gate finger, and the source finger each have rippled edges with an axis parallel with the finger axis.Type: GrantFiled: August 14, 2013Date of Patent: June 30, 2015Assignee: RF Micro Devices, Inc.Inventor: Joseph Herbert Johnson
-
Patent number: 9070756Abstract: A group III nitride high electron mobility transistor (HEMT) device comprises a source electrode (112), a drain electrode (111), a main gate (116), a top gate (118), an insulating dielectric layer (117) and a heterostructure, wherein the source electrode (112) and the drain electrode (111) are electrically connected via two-dimensional electron gas (2DEG) formed in the heterostructure; the heterostructure comprises a first semiconductor (113) and a second semiconductor (114); the first semiconductor (113) is disposed between the source electrode (112) and drain electrode (111); the second semiconductor (114) is formed on the surface of the first semiconductor (113) and is provided with a band gap wider than the first semiconductor (113); the main gate (116) is disposed at the side of the surface of the second semiconductor (114) adjacent to the source electrode (112), and is in Schottky contact with the second semiconductor (114); the dielectric layer (117) is disposed on the surfaces of the second semiconducType: GrantFiled: November 16, 2012Date of Patent: June 30, 2015Assignee: Suzhou Institute of Nano-Tech and Nano-Bionics of Chinese Academy of SciencesInventors: Yong Cai, Guohao Yu, Zhihua Dong, Baoshun Zhang
-
Patent number: 9070708Abstract: A semiconductor device including a substrate, a heterojunction body, a passivation layer, a source contact, a drain contact, and a gate contact. The heterojunction body disposed on or above the substrate includes a first semiconductor layer, a mask layer, a regrowth layer, and a second semiconductor layer. The first semiconductor layer is disposed on or above the substrate. The mask layer is disposed on or above a portion of the first semiconductor layer. The regrowth layer disposed on the first semiconductor layer and adjacent to the mask layer includes a main portion and at least one inclined portion. The second semiconductor layer is disposed on the mask layer and the regrowth layer. The passivation layer is disposed on the second semiconductor layer. The gate contact is disposed on the passivation layer, between the source contact and the drain contact, and at least above the inclined portion of the regrowth layer.Type: GrantFiled: January 27, 2014Date of Patent: June 30, 2015Assignees: NATIONAL CENTRAL UNIVERSITY, DELTA ELECTRONICS, INC.Inventors: Jen-Inn Chyi, Geng-Yen Lee, Wei-Kai Shen, Ching-Chuan Shiue, Tai-Kang Shing
-
Patent number: 9070757Abstract: A semiconductor device includes a superlattice buffer layer formed on a substrate. A first semiconductor layer is formed by a nitride semiconductor on the superlattice buffer layer. A second semiconductor layer is formed by a nitride semiconductor on the first semiconductor layer. A gate electrode, a source electrode and a drain electrode are formed on the second semiconductor layer. The superlattice buffer layer is formed by alternately and periodically laminating a first superlattice formation layer and a second superlattice formation layer. The first superlattice formation layer is formed by AlxGa1-xN and the second superlattice formation layer is formed by AlyGa1-yN, where a relationship x>y is satisfied. A concentration of an impurity element serving as an acceptor doped into a portion or a whole of the second superlattice formation layer is higher than a concentration of the impurity element serving as an acceptor doped into the first superlattice formation layer.Type: GrantFiled: July 3, 2014Date of Patent: June 30, 2015Assignee: FUJITSU LIMITEDInventors: Junji Kotani, Norikazu Nakamura
-
Patent number: 9064691Abstract: A semiconductor process of the present invention is described as follows. A substrate is provided, and a material layer is deposited on the substrate using an organic precursor as a reactant gas. A plasma treatment is conducted immediately after depositing the material layer, wherein plasma is continuously supplied during depositing the material layer and the plasma treatment. A pump-down step is conducted.Type: GrantFiled: August 13, 2010Date of Patent: June 23, 2015Assignee: United Microelectronics Corp.Inventors: Chih-Chun Wang, Chun-Feng Chen
-
Patent number: 9064847Abstract: Disclosed is a semiconductor device comprising a group 13 nitride heterojunction comprising a first layer having a first bandgap and a second layer having a second bandgap, wherein the first layer is located between a substrate and the second layer; and a Schottky electrode and a first further electrode each conductively coupled to a different area of the heterojunction, said Schottky electrode comprising a central region and an edge region, wherein the element comprises a conductive barrier portion located underneath said edge region only of the Schottky electrode for locally increasing the Schottky barrier of the Schottky electrode. A method of manufacturing such a semiconductor device is also disclosed.Type: GrantFiled: May 15, 2013Date of Patent: June 23, 2015Assignee: NXP B.V.Inventors: Godefridus Andrianus Maria Hurkx, Jeroen Antoon Croon, Johannes Josephus Theodorus Marinus Donkers, Jan Sonsky, Stephen John Sque, Andreas Bernardus Maria Jansman, Markus Mueller, Stephan Heil, Tim Boettcher
-
Patent number: 9059327Abstract: According to an embodiment, a nitride semiconductor Schottky diode includes a first layer including a first nitride semiconductor and a second layer provided on the first layer and including a second nitride semiconductor having a wider band gap than the first nitride semiconductor. The diode also includes an ohmic electrode provided on the second layer and a Schottky electrode provided on the second layer. The second layer includes a region containing an acceptor in the vicinity of the Schottky electrode between the Schottky electrode and the ohmic electrode.Type: GrantFiled: March 7, 2013Date of Patent: June 16, 2015Assignee: Kabushika Kaisha ToshibaInventor: Mayumi Morizuka
-
Patent number: 9054167Abstract: Embodiments of the present disclosure describe structural configurations of an integrated circuit (IC) device such as a high electron mobility transistor (HEMT) switch device and method of fabrication. The IC device includes a buffer layer formed on a substrate, a channel layer formed on the buffer layer to provide a pathway for current flow in a transistor device, a spacer layer formed on the channel layer, a barrier layer formed on the spacer layer, the barrier layer including aluminum (Al), nitrogen (N), and at least one of indium (In) or gallium (Ga), a gate dielectric directly coupled with the spacer layer or the channel layer, and a gate formed on the gate dielectric, the gate being directly coupled with the gate dielectric. Other embodiments may also be described and/or claimed.Type: GrantFiled: July 12, 2013Date of Patent: June 9, 2015Assignee: TriQuint Semiconductor, Inc.Inventor: Paul Saunier
-
Publication number: 20150145003Abstract: FinFET semiconductor devices and methods of forming the same are provided. The finFET semiconductor devices may include an insulator layer, a bottom semiconductor layer on the insulator layer, a channel fin on the bottom semiconductor layer, a source region on the bottom semiconductor layer and adjacent a first side of the channel fin, and a drain region on the bottom semiconductor layer and adjacent a second side of the channel fin opposite the first side.Type: ApplicationFiled: November 6, 2014Publication date: May 28, 2015Inventors: Mark S. Rodder, Borna J. Obradovic, Robert C. Bowen
-
Publication number: 20150145002Abstract: A device includes a first semiconductor layer, and a second semiconductor layer over the first semiconductor layer. The first semiconductor layer and the second semiconductor layer comprise different materials. A semiconductor region is overlying and contacting the second semiconductor layer, wherein a bottom surface of the semiconductor region contacts a first top surface of the second semiconductor layer. The semiconductor region and the second semiconductor layer comprise different material. The bottom surface of the semiconductor region has a slanted portion contacting a (551) surface plane of the second semiconductor layer.Type: ApplicationFiled: November 22, 2013Publication date: May 28, 2015Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yi-Jing Lee, Cheng-Hsien Wu, Chih-Hsin Ko, Clement Hsingjen Wann
-
Publication number: 20150145004Abstract: The characteristics of a semiconductor device are improved. A semiconductor device is formed so as to have a channel layer formed over a substrate, a barrier layer, a trench penetrating through the barrier layer in an opening region, and reaching some point of the channel layer, a gate electrode arranged in the trench via a gate insulation film, and an insulation film formed over the barrier layer outside the opening region. Then, the insulation film has a lamination structure of a Si-rich silicon nitride film, and a N-rich silicon nitride film situated thereunder. Thus, the upper layer of the insulation film is set as the Si-rich silicon nitride film. This enables the improvement of the breakdown voltage, and further, enables the improvement of the etching resistance. Whereas, the lower layer of the insulation film is set as the N-rich silicon nitride film. This can suppress collapse.Type: ApplicationFiled: November 20, 2014Publication date: May 28, 2015Inventors: Takashi Inoue, Toshiyuki Takewaki, Tatsuo Nakayama, Yasuhiro Okamoto, Hironobu Miyamoto
-
Patent number: 9041056Abstract: According to one embodiment, a semiconductor device including: a substrate; a gate electrode formed above the substrate; a gate insulating film formed under the gate electrode; a channel layer formed under the gate insulating film by using a channel layer material; a source region and a drain region formed in the substrate so as to interpose the channel layer therebetween in a channel direction; and a source extension layer formed in the substrate between the channel layer and the source region so as to overlap a source-side end portion of the channel layer. The source extension layer forms a heterointerface with the channel layer. The heterointerface is a tunnel channel for carries.Type: GrantFiled: January 10, 2012Date of Patent: May 26, 2015Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Toshitaka Miyata, Kanna Adachi, Shigeru Kawanaka
-
Patent number: 9041057Abstract: A field effect transistor device includes a substrate, a silicon germanium (SiGe) layer disposed on the substrate, gate dielectric layer lining a surface of a cavity defined by the substrate and the silicon germanium layer, a metallic gate material on the gate dielectric layer, the metallic gate material filling the cavity, a source region, and a drain region.Type: GrantFiled: July 17, 2012Date of Patent: May 26, 2015Assignee: International Business Machines CorporationInventors: Dechao Guo, Shu-Jen Han, Chung-Hsun Lin
-
Patent number: 9041058Abstract: A method of manufacturing a transistor by which sufficient stress can be applied to a channel region within allowable ranges of concentrations of Ge and C in a mixed crystal layer. A semiconductor device is also provided.Type: GrantFiled: September 14, 2012Date of Patent: May 26, 2015Assignee: SONY CORPORATIONInventor: Yasushi Tateshita
-
Patent number: 9041064Abstract: A multiple field plate transistor includes an active region, with a source, drain, and gate. A first spacer layer is between the source and the gate and a second spacer layer between the drain and the gate. A first field plate on the first spacer layer and a second field plate on the second spacer layer are connected to the gate. A third field plate connected to the source is on a third spacer layer, which is on the gate and the first and second field plates and spacer layers. The transistor exhibits a blocking voltage of at least 600 Volts while supporting current of at least 2 or 3 Amps with on resistance of no more than 5.0 or 5.3 m?-cm2, respectively, and at least 900 Volts while supporting current of at least 2 or 3 Amps with on resistance of no more than 6.6 or 7.0 m?-cm2, respectively.Type: GrantFiled: April 12, 2012Date of Patent: May 26, 2015Assignee: Cree, Inc.Inventors: Yifeng Wu, Primit Parikh, Umesh Mishra
-
Patent number: 9041061Abstract: A structure and method for fabricating a III-V compound semiconductor-containing heterostructure field-effect transistor (FET) with self-aligned and overlapped extensions using a replacement gate process is disclosed. The a III-V compound semiconductor-containing heterostructure field-effect transistor (FET) structure may be formed by forming a III-V compound semiconductor-containing heterostructure having multiple layers and a T-shaped gate structure using a gate replacement process. The T-shaped gate structure may be formed with a bottom surface substantially below an upper surface of the III-V compound semiconductor-containing heterostructure and an upper surface above the III-V compound semiconductor-containing heterostructure. An undoped region may be formed below the bottom surface of the T-shaped gate structure on a layer of the III-V compound semiconductor-containing heterostructure.Type: GrantFiled: July 25, 2013Date of Patent: May 26, 2015Assignee: International Business Machines CorporationInventors: Amlan Majumdar, Yanning Sun
-
Patent number: 9041060Abstract: A structure and method for fabricating a III-V compound semiconductor-containing heterostructure field-effect transistor (FET) with self-aligned and overlapped extensions using a gate last process is disclosed. The a III-V compound semiconductor-containing heterostructure field-effect transistor (FET) structure may be formed by forming a III-V compound semiconductor-containing heterostructure having at least one layer; forming a doped contact layer on the III-V compound semiconductor-containing heterostructure; and forming a gate structure having a bottom surface substantially below an upper surface of the III-V compound semiconductor-containing heterostructure and an upper surface above the doped contact layer. An undoped region may be formed below the bottom surface of the T-shaped gate structure on a layer of the III-V compound semiconductor-containing heterostructure.Type: GrantFiled: July 25, 2013Date of Patent: May 26, 2015Assignee: International Business Machines CorporationInventors: Amlan Majumdar, Yanning Sun
-
Patent number: 9041059Abstract: A manufacturing method for antenna switching circuit includes the following steps of: providing a GaAs wafer, which includes a capping layer; disposing an isolation layer to the GaAs wafer for forming a device area; and disposing a gate metal on the capping layer within the device area, wherein an interface between the gate metal and the capping layer forms a Schottky contact, and the Schottky contact is parallel connected with an impedance. The present invention also discloses a semiconductor structure for antenna switching circuit.Type: GrantFiled: May 3, 2013Date of Patent: May 26, 2015Assignee: MAXTEK TECHNOLOGY CO., LTD.Inventors: Ke-Kung Liao, Tung-Sheng Chang, Chun-Yen Ku, Shih-Yu Chen
-
Patent number: 9041062Abstract: A semiconductor device includes an insulator formed within a void to electrically isolate a fin from an underlying substrate. The void is created by removing a doped sacrificial layer formed between the substrate and a fin layer. The sacrificial layer is doped to allow for a thicker layer relative to an un-doped layer of substantially similar composition. The doped sacrificial layer thickness may be between 10 nm and 250 nm and may be carbon doped silicon-germanium. The thicker sacrificial layer allows for a thicker insulator so as to provide adequate electrical isolation between the fin and the substrate. During formation of the void, the fin may be supported by a dummy gate. The semiconductor structure may also include a bulk region that has at least a maintained portion of the doped sacrificial layer.Type: GrantFiled: September 19, 2013Date of Patent: May 26, 2015Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kangguo Cheng, Ali Khakifirooz, Alexander Reznicek, Dominic J. Schepis
-
Publication number: 20150137183Abstract: An integrated circuit structure includes a fin field-effect transistor (FinFET) including a semiconductor fin over and adjacent to insulation regions; and a source/drain region over the insulation regions. The source/drain region includes a first and a second semiconductor region. The first semiconductor region includes silicon and an element selected from the group consisting of germanium and carbon, wherein the element has a first atomic percentage in the first semiconductor region. The first semiconductor region has an up-slant facet and a down-slant facet. The second semiconductor region includes silicon and the element. The element has a second atomic percentage lower than the first atomic percentage. The second semiconductor region has a first portion on the up-slant facet and has a first thickness. A second portion of the second semiconductor region, if any, on the down-slant facet has a second thickness smaller than the first thickness.Type: ApplicationFiled: January 29, 2015Publication date: May 21, 2015Inventors: Tsz-Mei Kwok, Chien-Chang Su, Kuan-Yu Chen, Hsueh-Chang Sung, Hsien-Hsin Lin
-
Publication number: 20150137181Abstract: A method of forming a semiconductor structure includes forming a first plurality of fins in a first region of a semiconductor substrate and a second plurality of fins in a second region of a semiconductor substrate. A gate structure is formed covering a first portion of the first and second plurality of fins. The gate structure does not cover a second portion of the first and second plurality of fins. A first epitaxial layer is grown surrounding the second portion of the first plurality of fins and a second epitaxial layer is grown surrounding the second portion of the second plurality of fins. An ILD layer is deposited and partially etched to expose the first epitaxial layer and a top portion of the second epitaxial layer. A metal layer is deposited around the first epitaxial layer and above the top portion of the second epitaxial layer.Type: ApplicationFiled: November 19, 2013Publication date: May 21, 2015Applicant: International Business Machines CorporationInventors: Veeraraghavan S. Basker, Kangguo Cheng, Ali Khakifirooz, Charles W. Koburger, III
-
Publication number: 20150137182Abstract: Among other things, a semiconductor device or transistor and a method for forming the semiconductor device are provided for herein. The semiconductor device comprises one or more v-shaped recesses in which stressed monocrystalline semiconductor material, such as silicon germanium, is grown, to form at least one of a source or a drain of the semiconductor device. The one or more v-shaped recesses are etched into a substrate in-situ. The semiconductor device comprises at least one of a source or a drain having a height-to-length ratio exceeding at least 1.6 when poly spacing between a first part of the semiconductor device (e.g., first transistor) and a second part of the semiconductor device (e.g., second transistor) is less than about 60 nm.Type: ApplicationFiled: January 20, 2015Publication date: May 21, 2015Inventors: Chao-Hsuing Chen, Ling-Sung Wang, Chi-Yen Lin
-
Patent number: 9035320Abstract: According to one embodiment, a semiconductor device includes a substrate, a first semiconductor region, a second semiconductor region, a first electrode, a first electrode and a conducting section. The substrate includes a conductive region and has a first surface. The first semiconductor region is provided on the first surface side of the substrate and includes AlXGa1-XN (0?X?1). The second semiconductor region is provided on a side opposite to the substrate of the first semiconductor region and includes AlYGa1-YN (0?Y?1, X?Y). The first electrode is provided on a side opposite to the first semiconductor region of the second semiconductor region and ohmically connects to the second semiconductor region. The conducting section electrically connects between the first electrode and the conductive region.Type: GrantFiled: August 20, 2013Date of Patent: May 19, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Yasunobu Saito, Hidetoshi Fujimoto, Tetsuya Ohno, Akira Yoshioka, Wataru Saito, Toshiyuki Naka
-
Patent number: 9035430Abstract: A semiconductor substrate including a first epitaxial semiconductor layer is provided. The first epitaxial semiconductor layer includes a first semiconductor material, and can be formed on an underlying epitaxial substrate layer, or can be the entirety of the semiconductor substrate. A second epitaxial semiconductor layer including a second semiconductor material is epitaxially formed upon the first epitaxial semiconductor layer. Semiconductor fins including portions of the second single crystalline semiconductor material are formed by patterning the second epitaxial semiconductor layer employing the first epitaxial semiconductor layer as an etch stop layer. At least an upper portion of the first epitaxial semiconductor layer is oxidized to provide a localized oxide layer that electrically isolates the semiconductor fins.Type: GrantFiled: August 29, 2012Date of Patent: May 19, 2015Assignee: International Business Machines CorporationInventors: Reinaldo A. Vega, Michael V. Aquilino, Daniel J. Jaeger