Field Effect Transistor Patents (Class 257/192)
-
Patent number: 10886391Abstract: Transistors and methods of forming the same include forming a fin that has an active layer between two sacrificial layers. Material is etched away from the two sacrificial layers in a region of the fin. A gate stack is formed around the active layer in the region. The active layer is etched after forming the gate stack to form a quantum dot.Type: GrantFiled: June 5, 2019Date of Patent: January 5, 2021Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Xin Miao, Wenyu Xu, Chen Zhang
-
Patent number: 10886408Abstract: Techniques are disclosed for forming group III-V material transistors employing nitride-based dopant diffusion barrier layers. The techniques can include growing the dilute nitride-based barrier layer as a relatively thin layer of III-V material in the sub-channel (or sub-fin) region of a transistor, near the substrate/III-V material interface, for example. Such a nitride-based barrier layer can be used to trap atoms from the substrate at vacancy sites within the III-V material. Therefore, the barrier layer can arrest substrate atoms from diffusing in an undesired manner by protecting the sub-channel layer from being unintentionally doped due to subsequent processing in the transistor fabrication. In addition, by forming the barrier layer pseudomorphically, the lattice mismatch of the barrier layer with the sub-channel layer in the heterojunction stack becomes insignificant. In some embodiments, the group III-V alloyed with nitrogen (N) material may include an N concentration of less than 5, 2, or 1.Type: GrantFiled: September 29, 2016Date of Patent: January 5, 2021Assignee: INTEL CORPORATIONInventors: Chandra S. Mohapatra, Harold W. Kennel, Glenn A. Glass, Willy Rachmady, Anand S. Murthy, Gilbert Dewey, Jack T. Kavalieros, Tahir Ghani, Matthew V. Metz, Sean T. Ma
-
Patent number: 10879131Abstract: The present disclosure provides a method for method for forming a semiconductor structure, including providing a substrate with a first well region of a first conductivity type, forming a silicon layer over the first well region, forming a first silicon fin over the first well region, and applying a silicon-free gas source upon the first silicon fin.Type: GrantFiled: January 31, 2019Date of Patent: December 29, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Tsungyu Hung, Pei-Wei Lee, Pang-Yen Tsai
-
Patent number: 10879376Abstract: To form p-type semiconductor regions in a gallium nitride (GaN)-based semiconductor by ion implantation. A method for manufacturing a semiconductor device comprises forming first grooves, depositing, and ion-implanting. At the step of forming the first grooves, the first grooves are formed in a stacked body including a gallium nitride (GaN)-based first semiconductor layer containing an n-type impurity and a gallium nitride (GaN)-based second semiconductor layer stacked on the first semiconductor layer and containing a p-type impurity. The first grooves each have a bottom portion located in the first semiconductor layer. At the depositing step, the p-type impurity is deposited on side portions and the bottom portions of the first grooves. At the ion-implanting step, the p-type impurity is ion-implanted into the first semiconductor layer through the first grooves.Type: GrantFiled: March 14, 2019Date of Patent: December 29, 2020Assignee: TOYODA GOSEI CO., LTD.Inventors: Takaki Niwa, Takahiro Fujii, Masayoshi Kosaki
-
Patent number: 10867792Abstract: A high electron mobility transistor (HEMT) includes a substrate, and a channel layer over the substrate, wherein and at least one of the channel layer or the active layer comprises indium. The HEMT further includes an active layer over the channel layer. The active layer has a band gap discontinuity with the channel layer.Type: GrantFiled: February 18, 2014Date of Patent: December 15, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Po-Chun Liu, Chi-Ming Chen, Min-Chang Ching, Chen-Hao Chiang, Chung-Yi Yu, Chung-Chieh Hsu
-
Patent number: 10868194Abstract: A transistor comprises a pair of source/drain regions having a channel region there-between. A transistor gate construction is operatively proximate the channel region. The channel region comprises a direction of current flow there-through between the pair of source/drain regions. The channel region comprises at least one of GaP, GaN, and GaAs extending all along the current-flow direction. Each of the source/drain regions comprises at least one of GaP, GaN, and GaAs extending completely through the respective source/drain region orthogonal to the current-flow direction. The at least one of the GaP, the GaN, and the GaAs of the respective source/drain region is directly against the at least one of the GaP, the GaN, and the GaAs of the channel region. Each of the source/drain regions comprises at least one of elemental silicon and metal material extending completely through the respective source/drain region orthogonal to the current-flow direction. Other embodiments are disclosed.Type: GrantFiled: May 8, 2019Date of Patent: December 15, 2020Assignee: Micron Technology, Inc.Inventor: Durai Vishak Nirmal Ramaswamy
-
Patent number: 10861944Abstract: According to one embodiment, a semiconductor device includes a first layer, a first electrode, and a first nitride region. The first layer includes a first material and a first partial region. The first material includes at least one selected from the group consisting of silicon carbide, silicon, carbon, and germanium. The first partial region is of a first conductivity type. The first conductivity type is one of an n-type or a p-type. A direction from the first partial region toward the first electrode is aligned with a first direction. The first nitride region includes Alx1Ga1-x1N (0?x1<1), is provided between the first partial region and the first electrode, is of the first conductivity type, and includes a first protrusion protruding in the first direction.Type: GrantFiled: September 11, 2019Date of Patent: December 8, 2020Assignee: Kabushiki Kaisha ToshibaInventors: Shigeya Kimura, Hisashi Yoshida, Tatsuo Shimizu, Ryosuke Iijima
-
Patent number: 10861939Abstract: Semiconductor devices, computing devices, and related methods are disclosed herein. A semiconductor device includes a seed material, an epitaxial material in contact with the seed material, and at least one quantum region including an elastic stiffness that is greater than an elastic stiffness of the epitaxial material. The epitaxial material has lattice parameters that are different from lattice parameters of the seed material by at least a threshold amount. Lattice parameters of the quantum region are within the threshold amount of the lattice parameters of the epitaxial material. A method includes disposing an epitaxial material on a seed material, disposing a quantum region on the epitaxial material, and disposing the epitaxial material on the quantum region.Type: GrantFiled: September 30, 2016Date of Patent: December 8, 2020Assignee: Intel CorporationInventors: Matthew Metz, Gilbert Dewey, Harold W. Kennel, Cheng-Ying Huang, Sean T. Ma, Willy Rachmady
-
Patent number: 10854444Abstract: In some aspects, methods of forming a metal sulfide thin film are provided. According to some methods, a metal sulfide thin film is deposited on a substrate in a reaction space in a cyclical process where at least one cycle includes alternately and sequentially contacting the substrate with a first vapor-phase metal reactant and a second vapor-phase sulfur reactant. In some aspects, methods of forming a three-dimensional architecture on a substrate surface are provided. In some embodiments, the method includes forming a metal sulfide thin film on the substrate surface and forming a capping layer over the metal sulfide thin film. The substrate surface may comprise a high-mobility channel.Type: GrantFiled: January 27, 2020Date of Patent: December 1, 2020Assignee: ASM IP Holding B.V.Inventors: Suvi P. Haukka, Fu Tang, Michael E. Givens, Jan Willem Maes, Qi Xie
-
Patent number: 10847643Abstract: Provided is an enhancement mode HEMT device including a substrate, a channel layer, a barrier layer, a P-type semiconductor layer, a carrier providing layer, a gate electrode, a source electrode and a drain electrode. The channel layer is disposed on the substrate. The barrier layer is disposed on the channel layer. The P-type semiconductor layer is disposed on the barrier layer. The carrier providing layer is disposed on the sidewall of the P-type semiconductor layer and extends laterally away from the P-type semiconductor layer. The gate electrode is disposed on the P-type semiconductor layer. The source electrode and the drain electrode are disposed on the carrier providing layer and at two sides of the gate electrode. A method of forming an enhancement mode HEMT device is further provided.Type: GrantFiled: November 6, 2018Date of Patent: November 24, 2020Assignee: Nuvoton Technology CorporationInventors: Kuei-Yi Chu, Heng-Kuang Lin
-
Patent number: 10847622Abstract: A field effect transistor includes a channel made of germanium and a source/drain portion. The source/drain portion includes a germanium layer, an interfacial epitaxial layer over the germanium layer, a semiconductor layer over the interfacial epitaxial layer, and a conducting layer over the semiconductor layer. The interfacial epitaxial layer contains germanium and an element from the semiconductor layer and has a thickness in a range from about 1 nm to about 3 nm.Type: GrantFiled: February 28, 2018Date of Patent: November 24, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Martin Christopher Holland, Blandine Duriez
-
Patent number: 10840358Abstract: Semiconductor structures and method for forming the same are provide. The method includes forming a gate structure over a substrate and forming a recess in the substrate adjacent to the gate structure. The method further includes forming a doped region at a sidewall and a bottom surface of the recess and partially removing the doped region to modify a shape of the recess. The method further includes forming a source/drain structure over a remaining portion of the doped region.Type: GrantFiled: April 25, 2018Date of Patent: November 17, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Shahaji B. More, Shih-Chieh Chang, Cheng-Han Lee, Huai-Tei Yang
-
Patent number: 10840334Abstract: The disclosure is directed to a high-electron mobility transistor that includes a SiC substrate layer, a GaN buffer layer arranged on the SiC substrate layer, and a p-type material layer having a length parallel to a surface of the SiC substrate layer over which the GaN buffer layer is provided. The p-type material layer is provided in one of the following: the SiC substrate layer and a first layer arranged on the SiC substrate layer. A method of making the high-electron mobility transistor is also disclosed.Type: GrantFiled: January 28, 2019Date of Patent: November 17, 2020Assignee: Cree, Inc.Inventors: Saptharishi Sriram, Thomas Smith, Alexander Suvorov, Christer Hallin
-
Patent number: 10833172Abstract: A semiconductor structure and a method for fabricating the same. The semiconductor structure includes at least one semiconductor fin. A first source/drain contacts the semiconductor fin. An interfacial layer contacts sidewalls of the semiconductor fin. An insulating layer contacts the interfacial layer. One or more conductive gate layers encapsulate the interfacial and insulating layers. A second source/drain is formed above the first source/drain. The method comprises forming at least one semiconductor fin. An interfacial layer is formed in contact with sidewalls of the semiconductor fin. An insulating layer is formed in contact with the interfacial layer. The interfacial layer and the insulating layer are encapsulated by one or more conductive gate layers.Type: GrantFiled: August 17, 2018Date of Patent: November 10, 2020Assignee: International Business Machines CorporationInventors: Choonghyun Lee, Christopher J. Waskiewicz, Miaomiao Wang, Hemanth Jagannathan
-
Patent number: 10833159Abstract: A semiconductor device includes a first semiconductor layer, a second semiconductor layer, a source, a drain, a gate structure, and a first p-type doped III-V compound/nitride semiconductor layer. The second semiconductor layer is disposed on the first semiconductor layer and has a bandgap greater than a bandgap of the first semiconductor layer. The source and the drain are disposed on the second semiconductor layer. The gate structure is disposed on the second semiconductor layer and between the source and the drain. The first p-type doped III-V/nitride semiconductor compound layer is disposed on the second semiconductor layer and between the gate structure and the drain with the drain at least partially covering the p-doped layer such that the first p-type doped III-V compound/nitride semiconductor layer and the drain are electrically coupled with each other.Type: GrantFiled: May 14, 2020Date of Patent: November 10, 2020Assignee: INNOSCIENCE (SUZHOU) TECHNOLOGY CO., LTD.Inventors: Ronghui Hao, King Yuen Wong
-
Patent number: 10833086Abstract: A semiconductor arrangement includes: a substrate; fins formed on the substrate and extending in a first direction; gate stacks formed on the substrate and each extending in a second direction crossing the first direction to intersect at least one of the fins, and dummy gates composed of a dielectric and extending in the second direction; spacers formed on sidewalls of the gate stacks and the dummy gates; and dielectric disposed between first and second ones of the gate stacks in the second direction to electrically isolate the first and second gate stacks. The dielectric is disposed in a space surrounded by respective spacers of the first and second gate stacks which extend integrally. At least a portion of an interval between the first and second gate stacks in the second direction is less than a line interval achievable by lithography in a process of manufacturing the semiconductor arrangement.Type: GrantFiled: December 21, 2016Date of Patent: November 10, 2020Assignee: INSTITUTE OF MICROELECTRONICS, CHINESE ACADEMY OF SCIENCESInventors: Huilong Zhu, Yanbo Zhang, Huicai Zhong
-
Patent number: 10833194Abstract: A semiconductor structure includes a layer arrangement consisting of, in sequence, a semiconductor-on-insulator layer (SOI) over a buried oxide (BOX) layer over a buried stressor (BS) layer with a silicon bonding layer (BL) intervening between the BOX and the BS layers. The semiconductor structure may be created by forming the BS layer on a substrate of a first wafer; growing the BL layer at the surface of the BS layer; wafer bonding the first wafer to a second wafer having a silicon oxide layer formed on a silicon substrate such that the silicon oxide layer of the second wafer is bonded to the BL layer of the first wafer, and thereafter removing a portion of the silicon substrate of the second wafer.Type: GrantFiled: February 22, 2019Date of Patent: November 10, 2020Assignee: ACORN SEMI, LLCInventors: Paul A. Clifton, Andreas Goebel
-
Patent number: 10818790Abstract: A semiconductor device includes a gate stack over a semiconductor substrate. A spacer extends substantially along a first sidewall of the gate stack. An epitaxy structure is in the semiconductor substrate. A liner wraps around the epitaxy structure and has an outer surface in contact with the semiconductor substrate and an inner surface facing the epitaxy structure. The outer surface of the liner has a first facet extending upwards and towards the gate stack from a bottom of the first liner and a second facet extending upwards and towards an outer sidewall of the spacer from a top of the first facet to a top of the liner, such that a corner is formed between the first facet and the second facet, and the inner surface of the first liner defines a first curved corner pointing towards the corner formed between the first facet and the second facet.Type: GrantFiled: June 7, 2019Date of Patent: October 27, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chih-Fen Chen, Chui-Ya Peng, Ching Yu, Pin-Hen Lin, Yen Chuang, Yuh-Ta Fan
-
Patent number: 10811528Abstract: High breakdown voltage devices are provided. In one aspect, a method of forming a device having a VTFET and a LDVTFET includes: forming a LDD in an LDVTFET region; patterning fin(s) in a VTFET region to a depth D1; patterning fin(s) in the LDVTFET region, through the LDD, to a depth D2>D1; forming bottom source/drains at a base of the VTFET/LDVTFET fins; burying the VTFET/LDVTFET fins in a gap fill dielectric; recessing the gap fill dielectric to full expose the VTFET fin(s) and partially expose the LDVTFET fin(s); forming bottom spacers directly on the bottom source/drains in the VTFET region and directly on the gap fill dielectric in the LDVTFET region; forming gates alongside the VTFET/LDVTFET fins; forming top spacers above the gates; and forming top source/drains above the top spacers. A one-step fin etch and devices having VTFET and long channel VTFETs are also provided.Type: GrantFiled: March 21, 2018Date of Patent: October 20, 2020Assignee: International Business Machines CorporationInventors: Mona Ebrish, Xuefeng Liu, Brent Anderson, Huiming Bu, Junli Wang
-
Patent number: 10811841Abstract: A split electrode vertical cavity optical device includes an n-type ohmic contact layer, first through fifth ion implant regions, cathode and anode electrodes, first and second injector terminals, and p and n type modulation doped quantum well structures. The cathode electrode and the first and second ion implant regions are formed on the n-type ohmic contact layer. The third ion implant region is formed on the first ion implant region and contacts the p-type modulation doped QW structure. The fourth ion implant region encompasses the n-type modulation doped QW structure. The first and second injector terminals are formed on the third and fourth ion implant regions, respectively. The fifth ion implant region is formed above the n-type modulation doped QW structure and the anode electrode is formed above the fifth ion implant region.Type: GrantFiled: March 6, 2017Date of Patent: October 20, 2020Assignee: POET Technologies, Inc.Inventor: Geoff W. Taylor
-
Patent number: 10804142Abstract: A method for manufacturing a semiconductor device includes forming a hard mask layer overlying a device layer of a semiconductor device, a mandrel underlayer over hard mask layer, and a mandrel layer over mandrel underlayer. The mandrel layer has a plurality of mandrel lines extending along a first direction. A plurality of openings are formed in mandrel underlayer extending in a second direction substantially perpendicular to first direction. A spacer layer is formed over mandrel underlayer and layer. Spacer layer fills plurality of openings in underlayer. Portions of spacer layer are removed to expose an upper surface of underlayer and mandrel layer, and mandrel layer is removed. By using remaining portions of spacer layer as a mask, underlayer and hard mask layer are removed, to form a hard mask pattern with first hard mask pattern lines extending along first direction and second hard mask pattern lines extending along second direction.Type: GrantFiled: December 17, 2018Date of Patent: October 13, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Yan-Jhi Huang, Yu-Yu Chen
-
Patent number: 10804379Abstract: A method for producing a finFET to prevent gate contact and trench silicide (TS) electrical shorts. Embodiments include forming a finFET over a substrate, the finFET comprising an epi S/D region formed at sides of a gate; forming an ?-Si layer in a recess over the epi S/D; forming an oxide layer over the ?-Si layer; forming a non-TS isolation opening over the substrate; forming a low dielectric constant layer in the non-TS isolation opening; removing the oxide layer and ?-Si layer; forming an opening over the gate and an opening over the epi S/D region; and forming a gate contact in the opening over the gate and an epi S/D contact over the opening over the epi S/D region.Type: GrantFiled: May 15, 2018Date of Patent: October 13, 2020Assignee: GLOBALFOUNDRIES INC.Inventors: Hui Zang, Ruilong Xie, Scott Beasor
-
Patent number: 10804386Abstract: A gate stack structure is disclosed for inhibiting charge leakage in III-V transistor devices. The techniques are particularly well-suited for use in enhancement-mode MOSHEMTs, but can also be used in other transistor designs susceptible to charge spillover and unintended channel formation in the gate stack. In an example embodiment, the techniques are realized in a transistor having a III-N gate stack over a gallium nitride (GaN) channel layer. The gate stack is configured with a relatively thick barrier structure and wide bandgap III-N materials to prevent or otherwise reduce channel charge spillover resulting from tunneling or thermionic processes at high gate voltages. The barrier structure is configured to manage lattice mismatch conditions, so as to provide a robust high performance transistor design. In some cases, the gate stack is used in conjunction with an access region polarization layer to induce two-dimensional electron gas (2DEG) in the channel layer.Type: GrantFiled: July 1, 2016Date of Patent: October 13, 2020Assignee: Intel CorporationInventors: Sansaptak Dasgupta, Han Wui Then, Marko Radosavljevic, Sanaz K. Gardner, Seung Hoon Sung
-
Patent number: 10804362Abstract: In a first aspect of a present inventive subject matter, a crystalline oxide semiconductor film includes a crystalline oxide semiconductor that contains a corundum structure as a major component, a dopant, and an electron mobility that is 30 cm2/Vs or more.Type: GrantFiled: August 29, 2017Date of Patent: October 13, 2020Assignee: FLOSFIA INC.Inventors: Rie Tokuda, Masaya Oda, Toshimi Hitora
-
Patent number: 10804398Abstract: A device including source-drain epitaxy contacts with a trench silicide (TS) liner wrapped around the source-drain contacts, and method of production thereof. Embodiments include a device having a gate structure formed over a substrate; source-drain epitaxy contacts including a trench silicide (TS) liner covering the source-drain epitaxy contacts; TS contacts formed on the TS liner over the source-drain epitaxy contacts; and a dielectric pillar disposed in a TS cut between the source-drain epitaxy contacts. The TS liner wraps around the source-drain epitaxy contacts, including bottom negatively tapered surfaces of the source-drain epitaxy contacts.Type: GrantFiled: October 15, 2018Date of Patent: October 13, 2020Assignee: GLOBALFOUNDRIES Inc.Inventors: Julien Frougier, Ruilong Xie
-
Patent number: 10797036Abstract: A semiconductor device includes a first semiconductor chip formed with an IGBT, a second semiconductor chip formed with a MOSFET, a first metal member electrically connected to a collector electrode and a drain electrode, and a second metal member electrically connected to an emitter electrode and a source electrode. The IGBT and the MOSFET connected in parallel to each other are turned on in the order of the IGBT and the MOSFET, and turned off in the order of the MOSFET and the IGBT. The second metal member has a main body portion on which the first and second semiconductor chips are mounted, and a joint portion as a terminal portion connected to the main body portion. In a plan view, a shortest distance between the joint portion and the first semiconductor chip is shorter than a shortest distance between the joint portion and the second semiconductor chip.Type: GrantFiled: April 9, 2019Date of Patent: October 6, 2020Assignee: DENSO CORPORATIONInventor: Takuo Nagase
-
Patent number: 10797691Abstract: A method and apparatus for use in improving the linearity characteristics of MOSFET devices using an accumulated charge sink (ACS) are disclosed. The method and apparatus are adapted to remove, reduce, or otherwise control accumulated charge in SOI MOSFETs, thereby yielding improvements in FET performance characteristics. In one exemplary embodiment, a circuit having at least one SOI MOSFET is configured to operate in an accumulated charge regime. An accumulated charge sink, operatively coupled to the body of the SOI MOSFET, eliminates, removes or otherwise controls accumulated charge when the FET is operated in the accumulated charge regime, thereby reducing the nonlinearity of the parasitic off-state source-to-drain capacitance of the SOI MOSFET. In RF switch circuits implemented with the improved SOI MOSFET devices, harmonic and intermodulation distortion is reduced by removing or otherwise controlling the accumulated charge when the SOI MOSFET operates in an accumulated charge regime.Type: GrantFiled: April 20, 2020Date of Patent: October 6, 2020Assignee: pSemi CorporationInventors: Christopher N. Brindle, Michael A. Stuber, Dylan J. Kelly, Clint L. Kemerling, George Imthurn, Robert B. Welstand, Mark L. Burgener
-
Patent number: 10784370Abstract: Method and structures for forming vertical transistors with uniform fin thickness. A structure includes: a substrate, a plurality of fins over the substrate, a top and a bottom source/drain region in contact with the plurality of fins, respectively, where the bottom source/drain region has an alternating topography, and a bottom spacer in contact with the bottom source/drain region, where the bottom spacer conforms to the alternating topography of the bottom-source drain region.Type: GrantFiled: July 25, 2018Date of Patent: September 22, 2020Assignee: International Business Machines CorporationInventor: Kangguo Cheng
-
Patent number: 10784367Abstract: A semiconductor device includes a substrate, a channel layer containing GaN formed above the substrate, a barrier layer containing Inx1Aly1Ga1-x1-y1N (0.00?x1?0.20, 0.60?y1?1.00) formed above the channel layer, an intermediate layer containing Inx2Aly2Ga1-x2-y2N (0.00?x2?0.04, 0.30?y2?0.60) formed on the barrier layer, and a cap layer containing GaN formed on the intermediate layer.Type: GrantFiled: October 18, 2018Date of Patent: September 22, 2020Assignee: FUJITSU LIMITEDInventor: Atsushi Yamada
-
Patent number: 10784341Abstract: A transistor is provided that comprises a source region overlying a base structure, a drain region overlying the base structure, and a block of semiconducting material overlying the base structure and being disposed between the source region and the drain region. The block of semiconducting material comprises a gate controlled region adjacent the source region, and a drain access region disposed between the gate controlled region and the drain region. The drain access region is formed of a plurality of semiconducting material ridges spaced apart from one another by non-channel trench openings, wherein at least a portion of the non-channel trench openings being filled with a doped material to provide a depletion region to improve breakdown voltage of the transistor.Type: GrantFiled: January 21, 2019Date of Patent: September 22, 2020Assignee: NORTHROP GRUMNIAN SYSTEMS CORPORATIONInventors: Josephine Bea Chang, Eric J. Stewart, Ken Alfred Nagamatsu, Robert S. Howell, Shalini Gupta
-
Patent number: 10784376Abstract: A semiconductor device includes first and second active patterns protruding upward from a substrate, a gate electrode crossing the first and second active patterns and extending in a first direction, a first source/drain region on the first active pattern and on at least one side of the gate electrode, and a second source/drain region on the second active pattern and on at least one side of the gate electrode. The first and second source/drain regions have a conductivity type different from each other, and the second source/drain region has a bottom surface in contact with a top surface of the second active pattern and at a lower level than that of a bottom surface of the first source/drain region in contact with a top surface of the first active pattern. The first active pattern has a first width smaller than a second width of the second active pattern.Type: GrantFiled: June 24, 2019Date of Patent: September 22, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Ki Hwan Kim, Gigwan Park, Junggun You, DongSuk Shin, Jin-Wook Kim
-
Patent number: 10777664Abstract: A method includes forming isolation regions extending into a semiconductor substrate, and recessing the isolation regions, so that portions of semiconductor strips between the isolation regions protrude higher than the isolation regions to form semiconductor fins. The method further includes recessing the semiconductor fins to form recesses, epitaxially growing a first semiconductor material from the recesses, etching the first semiconductor material, and epitaxially growing a second semiconductor material from the first semiconductor material that has been etched back.Type: GrantFiled: November 26, 2018Date of Patent: September 15, 2020Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tung-Husan Hung, Guan-Jie Shen, Pin-Cheng Hsu
-
Patent number: 10770397Abstract: A semiconductor module includes: a base substrate that includes a first dielectric film and an electrode layer, the first dielectric film having a mounting surface, the mounting surface including a first mounting area and a second mounting area; a first semiconductor part mounted on the first mounting area; and a second semiconductor part mounted on the second mounting area, the second semiconductor part including a vertical power semiconductor device, a conductive block to be connected to the electrode layer, and a wiring substrate, the vertical power semiconductor device having a first surface and a second surface, the first surface including a first terminal to be connected to the electrode layer, the second surface including a second terminal, the wiring substrate electrically connecting the conductive block and the second terminal.Type: GrantFiled: July 18, 2019Date of Patent: September 8, 2020Assignee: Taiyo Yuden Co., Ltd.Inventors: Takayuki Takano, Yuichi Sasajima
-
Patent number: 10770460Abstract: Devices and methods are provided for fabricating vertical field-effect transistor devices for monolithic three-dimensional semiconductor integrated circuit devices. A semiconductor structure is formed to include a substrate and a stack of layers formed on the substrate including a first active semiconductor layer, an insulating layer, and a second active semiconductor layer. A vertical fin structure is formed by patterning the first and second active semiconductor layers and the insulating layer, wherein the vertical fin structure includes first and second vertical semiconductor fins, and an insulating fin spacer disposed between the first and second vertical semiconductor fins. The first and second vertical semiconductor fins are utilized to fabricate first and second vertical field-effect transistor devices on first and second device layers of a monolithic three-dimensional semiconductor integrated circuit device.Type: GrantFiled: January 14, 2020Date of Patent: September 8, 2020Assignee: International Business Machines CorporationInventor: Joshua M. Rubin
-
Patent number: 10770574Abstract: Embodiments of the present disclosure provide a semiconductor device and a method for manufacturing the same. The semiconductor device includes an active region and an inactive region located outside of the active region, the semiconductor device including a substrate, a semiconductor layer including a first semiconductor layer located in the active region and a second semiconductor layer located in the inactive region, a source, a drain, and a gate. A via hole penetrated through the substrate and the semiconductor layers below the source is provided below the source. A part of the via hole is located in the second semiconductor layer of the inactive region and penetrates at least one part of the second semiconductor layer.Type: GrantFiled: October 16, 2018Date of Patent: September 8, 2020Assignee: DYNAX SEMICONDUCTOR, INC.Inventors: Naiqian Zhang, Xingxing Wu, Xinchuan Zhang
-
Patent number: 10761264Abstract: Embodiments of the invention include an electromagnetic waveguide and methods of forming electromagnetic waveguides. In an embodiment, the electromagnetic waveguide may include a first semiconductor fin extending up from a substrate and a second semiconductor fin extending up from the substrate. The fins may be bent towards each other so that a centerline of the first semiconductor fin and a centerline of the second semiconductor fin extend from the substrate at a non-orthogonal angle. Accordingly, a cavity may be defined by the first semiconductor fin, the second semiconductor fin, and a top surface of the substrate. Embodiments of the invention may include a metallic layer and a cladding layer lining the surfaces of the cavity. Additional embodiments may include a core formed in the cavity.Type: GrantFiled: December 30, 2016Date of Patent: September 1, 2020Assignee: Intel CorporationInventors: Rahul Ramaswamy, Chia-Hong Jan, Walid Hafez, Neville Dias, Hsu-Yu Chang, Roman W. Olac-Vaw, Chen-Guan Lee
-
Patent number: 10763350Abstract: Transistor connected diode structures are described. In an example, the transistor connected diode structure includes a group III-N semiconductor material disposed on substrate. A raised source structure and a raised drain structure are disposed on the group III-N semiconductor material. A mobility enhancement layer is disposed on the group III-N semiconductor material. A polarization charge inducing layer is disposed on the mobility enhancement layer, the polarization charge inducing layer having a first portion and a second portion separated by a gap. A gate dielectric layer disposed on the mobility enhancement layer in the gap. A first metal electrode having a first portion disposed on the raised drain structure, a second portion disposed above the second portion of the polarization charge inducing layer and a third portion disposed on the gate dielectric layer in the gap. A second metal electrode disposed on the raised source structure.Type: GrantFiled: September 30, 2016Date of Patent: September 1, 2020Assignee: Intel CorporationInventors: Han Wui Then, Sansaptak Dasgupta, Marko Radosavljevic
-
Patent number: 10763366Abstract: A semiconductor device includes a semiconductor base. A dielectric isolation structure is formed in the semiconductor base. A source/drain of a FinFET transistor is formed on the semiconductor base. A bottom segment of the source/drain is embedded into the semiconductor base. The bottom segment of the source/drain has a V-shaped cross-sectional profile. The bottom segment of the source/drain is separated from the dielectric isolation structure by portions of the semiconductor base.Type: GrantFiled: October 16, 2019Date of Patent: September 1, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chii-Horng Li, Chih-Shan Chen, Roger Tai, Yih-Ann Lin, Yen-Ru Lee, Tzu-Ching Lin
-
Patent number: 10756183Abstract: The present description relates to n-channel gallium nitride transistors which include a recessed gate electrode, wherein the polarization layer between the gate electrode and the gallium nitride layer is less than about 1 nm. In additional embodiments, the n-channel gallium nitride transistors may have an asymmetric configuration, wherein a gate-to drain length is greater than a gate-to-source length. In further embodiment, the n-channel gallium nitride transistors may be utilized in wireless power/charging devices for improved efficiencies, longer transmission distances, and smaller form factors, when compared with wireless power/charging devices using silicon-based transistors.Type: GrantFiled: July 20, 2018Date of Patent: August 25, 2020Assignee: Intel CorporationInventors: Han Wui Then, Sansaptak Dasgupta, Marko Radosavljevic, Sanaz K. Gardner, Seung Hoon Sung, Robert S. Chau
-
Patent number: 10749032Abstract: Techniques are disclosed for forming transistors including one or more group III-V semiconductor material nanowires using sacrificial group IV semiconductor material layers. In some cases, the transistors may include a gate-all-around (GAA) configuration. In some cases, the techniques may include forming a replacement fin stack that includes group III-V material layer (such as indium gallium arsenide, indium arsenide, or indium antimonide) formed on a group IV material buffer layer (such as silicon, germanium, or silicon germanium), such that the group IV buffer layer can be later removed using a selective etch process to leave the group III-V material for use as a nanowire in a transistor channel. In some such cases, the group III-V material layer may be grown pseudomorphically to the underlying group IV material, so as to not form misfit dislocations. The techniques may be used to form transistors including any number of nanowires.Type: GrantFiled: March 11, 2016Date of Patent: August 18, 2020Assignee: Intel CorporationInventors: Chandra S. Mohapatra, Glenn A. Glass, Anand S. Murthy, Karthik Jambunathan, Willy Rachmady, Gilbert Dewey, Tahir Ghani, Jack T. Kavalieros
-
Patent number: 10748993Abstract: Transistor structures having channel regions comprising alternating layers of compressively and tensilely strained epitaxial materials are provided. The alternating epitaxial layers can form channel regions in single and multigate transistor structures. In alternate embodiments, one of the two alternating layers is selectively etched away to form nanoribbons or nanowires of the remaining material. The resulting strained nanoribbons or nanowires form the channel regions of transistor structures. Also provided are computing devices comprising transistors comprising channel regions comprised of alternating compressively and tensilely strained epitaxial layers and computing devices comprising transistors comprising channel regions comprised of strained nanoribbons or nanowires.Type: GrantFiled: July 29, 2019Date of Patent: August 18, 2020Assignee: Intel CorporationInventors: Van H. Le, Benjamin Chu-Kung, Harold Hal W. Kennel, Willy Rachmady, Ravi Pillarisetty, Jack T. Kavalieros
-
Patent number: 10734503Abstract: A semiconductor device includes a first type region including a first conductivity type and a second type region including a second conductivity type. The semiconductor device includes a channel region extending between the first type region and the second type region. The semiconductor device includes a gate electrode surrounding at least some of the channel region. A first gate edge of the gate electrode is separated a first distance from a first type region edge of the first type region and a second gate edge of the gate electrode is separated a second distance from a second type region edge of the second type region. The first distance is less than the second distance.Type: GrantFiled: June 29, 2018Date of Patent: August 4, 2020Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Jean-Pierre Colinge, Carlos H. Diaz, Yeh Hsu, Tsung-Hsing Yu, Chia-Wen Liu
-
Patent number: 10734479Abstract: A FinFET having an asymmetric threshold voltage distribution is provided by modifying a portion of the channel region of a semiconductor fin that is nearest to the drain side with an epitaxial semiconductor material layer. In some embodiments, the channel region of the semiconductor fin nearest to the drain side is trimmed prior to forming the epitaxial semiconductor material layer.Type: GrantFiled: January 23, 2019Date of Patent: August 4, 2020Assignee: International Business Machines CorporationInventors: Alexander Reznicek, Choonghyun Lee, Takashi Ando, Jingyun Zhang, Pouya Hashemi
-
Patent number: 10734513Abstract: Heterojunction tunnel field effect transistors (hTFETs) incorporating one or more oxide semiconductor and a band offset between at least one of a channel material, a source material of a first conductivity type, and drain of a second conductivity type, complementary to the first. In some embodiments, at least one of p-type material, channel material and n-type material comprises an oxide semiconductor. In some embodiments, two or more of p-type material, channel material, and n-type material comprises an oxide semiconductor. In some n-type hTFET embodiments, all of p-type, channel, and n-type materials are oxide semiconductors with a type-II or type-III band offset between the p-type and channel material.Type: GrantFiled: November 16, 2015Date of Patent: August 4, 2020Assignee: Intel CorporationInventors: Prashant Majhi, Jack T. Kavalieros, Elijah V. Karpov, Uday Shah, Ravi Pillarisetty
-
Patent number: 10734521Abstract: The present disclosure relates to a field-effect transistor and a method of fabricating the same. A field-effect transistor includes a semiconductor substrate including a first semiconductor material having a first lattice constant, and a fin structure on the semiconductor substrate. The fin structure includes a second semiconductor material having a second lattice constant that is different from the first lattice constant. The fin structure further includes a lower portion that is elongated in a first direction, a plurality of upper portions protruding from the lower portion and elongated in a second direction that is different from the first direction, and a gate structure crossing the plurality of upper portions.Type: GrantFiled: December 6, 2018Date of Patent: August 4, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Mirco Cantoro, Yeoncheol Heo
-
Patent number: 10734378Abstract: One embodiment provides an apparatus. The apparatus includes a first transistor and a second transistor. The first transistor includes a first drain, a first source coupled to the first drain by a first channel, and a first gate stack comprising a plurality of layers. The second transistor includes a second drain, a second source coupled to the second drain by a second channel, and a second gate stack comprising a plurality of layers. Each gate stack includes a work function material layer to optimize a threshold voltage variation between the transistors.Type: GrantFiled: April 1, 2016Date of Patent: August 4, 2020Assignee: Intel CorporationInventors: Daniel H. Morris, Uygar E. Avci, Ian A. Young
-
Patent number: 10727649Abstract: A monolithic series-connected laser-diode array is presented, where the array is formed on a non-conductive substrate that includes a plurality of discrete electrically conductive regions. Each laser diode of the array is disposed on a different conductive region such that the laser cavity of each laser diode is optically isolated from its respective conductive region, thereby avoiding optical loss in the laser cavity due to interaction with the highly doped conductive material. Each conductive region is configured to extend past the lateral extent of its respective laser-diode structure. Electrical connection between adjacent laser diodes of the array is made by forming a conductive trace that extends from the top contact of one of the laser diodes to the conductive region on which the other laser diode is disposed.Type: GrantFiled: September 21, 2018Date of Patent: July 28, 2020Assignee: ARGO AI, LLCInventors: Igor Kudryashov, John Hostetler
-
Patent number: 10720329Abstract: A method of manufacturing a semiconductor apparatus includes preparing a semiconductor substrate, and forming a Schottky electrode that is in Schottky contact with a surface of the semiconductor substrate. The Schottky electrode is made of a metal material containing a predetermined concentration of oxygen atoms.Type: GrantFiled: September 14, 2018Date of Patent: July 21, 2020Assignee: DENSO CORPORATIONInventor: Shuhei Ichikawa
-
Patent number: 10720332Abstract: A junction-less transistor structure and fabrication method thereof are provided. The method includes providing a semiconductor substrate; and forming an epitaxial layer having a first surface and a second surface on the semiconductor substrate. The method also includes forming a plurality of trenches in the epitaxial layer from the first surface thereof; and forming a gate dielectric layer on side and bottom surfaces of the plurality of trenches. Further, the method includes forming a gate electrode layer on the gate dielectric layer and in the plurality of trenches; and forming an insulation layer on the gate electrode layer. Further, the method also includes forming a drain electrode layer on the first surface of the epitaxial layer; removing the semiconductor substrate; and forming a source electrode layer on the second surface of the epitaxial layer.Type: GrantFiled: July 3, 2018Date of Patent: July 21, 2020Assignee: Semiconductor Manufacturing International (Shanghai) CorporationInventor: Deyuan Xiao
-
Patent number: 10714617Abstract: A semiconductor device includes a channel pattern including a first semiconductor pattern and a second semiconductor pattern, which are sequentially stacked on a substrate, and a gate electrode that extends in a first direction and crosses the channel pattern. The gate electrode includes a first portion interposed between the substrate and the first semiconductor pattern and a second portion interposed between the first and second semiconductor patterns. A maximum width in a second direction of the first portion is greater than a maximum width in the second direction of the second portion, and a maximum length in the second direction of the second semiconductor pattern is less than a maximum length in the second direction of the first semiconductor pattern.Type: GrantFiled: June 19, 2018Date of Patent: July 14, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Junggil Yang, Seungmin Song, Geumjong Bae, Dong Il Bae