Si X Ge 1-x Patents (Class 257/19)
-
Patent number: 8901537Abstract: Techniques are disclosed for forming transistor devices having source and drain regions with high concentrations of boron doped germanium. In some embodiments, an in situ boron doped germanium, or alternatively, boron doped silicon germanium capped with a heavily boron doped germanium layer, are provided using selective epitaxial deposition in the source and drain regions and their corresponding tip regions. In some such cases, germanium concentration can be, for example, in excess of 50 atomic % and up to 100 atomic %, and the boron concentration can be, for instance, in excess of 1E20 cm?3. A buffer providing graded germanium and/or boron concentrations can be used to better interface disparate layers. The concentration of boron doped in the germanium at the epi-metal interface effectively lowers parasitic resistance without degrading tip abruptness. The techniques can be embodied, for instance, in planar or non-planar transistor devices.Type: GrantFiled: December 21, 2010Date of Patent: December 2, 2014Assignee: Intel CorporationInventors: Anand S. Murthy, Glenn A. Glass, Tahir Ghani, Ravi Pillarisetty, Niloy Mukherjee, Jack T. Kavalieros, Roza Kotlyar, Willy Rachmady, Mark Y. Liu
-
Patent number: 8878244Abstract: Gases for film formation are introduced from a plurality of holes provided at a gas nozzle into a processing chamber of a batch-type CVD film-forming apparatus to cause a turbulence of the gases within the processing chamber. In the state where the chamber is kept at a pressure within an atmospheric and quasi-atmospheric pressure region, a silicon-germanium film is epitaxially grown on a semiconductor wafer placed within the processing chamber. Subsequently, a strained silicon film is epitaxially grown on the silicon-germanium film. Thereafter, a semiconductor element is formed in the semiconductor wafer on which the silicon-germanium film and the strained silicon film have been formed, respectively.Type: GrantFiled: January 3, 2008Date of Patent: November 4, 2014Assignee: Renesas Electronics CorporationInventors: Yasuichi Kondo, Wataru Hirasawa, Nobuyuki Sugii
-
Patent number: 8866245Abstract: We introduce a new technology for Manufactureable, High Power Density, High Volume Utilization Nuclear Batteries. Betavoltaic batteries are an excellent choice for battery applications which require long life, high power density, or the ability to operate in harsh environments. In order to optimize the performance of betavoltaic batteries for these applications or any other application, it is desirable to maximize the efficiency of beta particle energy conversion into power, while at the same time increasing the power density of an overall device. Various devices and methods to solve the current industry problems and limitations are presented here.Type: GrantFiled: January 16, 2012Date of Patent: October 21, 2014Assignee: Widetronix, Inc.Inventors: Michael Spencer, Mvs Chandrashekhar, Chris Thomas
-
Patent number: 8860030Abstract: One object of the present invention is reduction of off current of a thin film transistor. Another object of the present invention is improvement of electric characteristics of the thin film transistor. Further, another object of the present invention is improvement of image quality of the display device including the thin film transistor. The thin film transistor includes a semiconductor film containing germanium at a concentration greater than or equal to 5 at. % and less than or equal to 100 at. % or a conductive film which is provided over a gate electrode with the gate insulating film interposed therebetween and which is provided in an inner region of the gate electrode so as not to overlap with an end portion of the gate electrode, a film covering at least a side surface of the semiconductor film containing germanium at a concentration greater than or equal to 5 at. % and less than or equal to 100 at.Type: GrantFiled: June 23, 2011Date of Patent: October 14, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Shunpei Yamazaki
-
Patent number: 8859313Abstract: A method for manufacturing a semiconductor light emitting element (1) which includes a first step of forming a first n-type semiconductor layer (12c) on a substrate (11) and a second step of sequentially forming a regrowth layer (12d) of the first n-type semiconductor layer (12c), a second n-type semiconductor layer (12b), a light emitting layer (13), and a p-type semiconductor layer (14) on the first n-type semiconductor layer (12c). In the step of forming the second n-type semiconductor layer (12b), a step (1) of supplying Si less than that forming the regrowth layer (12d) as a dopant to form a first layer of the second n-type semiconductor layer and a step (2) of supplying the Si more than that in the step (1) to form a second layer of the second n-type semiconductor layer are performed in this order.Type: GrantFiled: February 28, 2011Date of Patent: October 14, 2014Assignee: Toyoda Gosei Co., Ltd.Inventor: Hiromitsu Sakai
-
Patent number: 8853043Abstract: A heterojunction bipolar transistor (HBT), an integrated circuit (IC) chip including at least one HBT and a method of forming the IC. The HBT includes an extrinsic base with one or more buried interstitial barrier layer. The extrinsic base may be heavily doped with boron and each buried interstitial barrier layer is doped with a dopant containing carbon, e.g., carbon or SiGe:C. The surface of the extrinsic base may be silicided.Type: GrantFiled: September 11, 2012Date of Patent: October 7, 2014Assignee: International Business Machines CorporationInventors: Wade J. Hodge, Alvin J. Joseph, Rajendran Krishnasamy, Qizhi Liu, Bradley A. Orner
-
Patent number: 8853746Abstract: The present invention relates to improved complementary metal-oxide-semiconductor (CMOS) devices with stressed channel regions. Specifically, each improved CMOS device comprises an field effect transistor (FET) having a channel region located in a semiconductor device structure, which has a top surface oriented along one of a first set of equivalent crystal planes and one or more additional surfaces oriented along a second, different set of equivalent crystal planes. Such additional surfaces can be readily formed by crystallographic etching. Further, one or more stressor layers with intrinsic compressive or tensile stress are located over the additional surfaces of the semiconductor device structure and are arranged and constructed to apply tensile or compressive stress to the channel region of the FET. Such stressor layers can be formed by pseudomorphic growth of a semiconductor material having a lattice constant different from the semiconductor device structure.Type: GrantFiled: June 29, 2006Date of Patent: October 7, 2014Assignee: International Business Machines CorporationInventors: Xiangdong Chen, Thomas W. Dyer, Kenneth Settlemyer, Haining S. Yang
-
Patent number: 8853673Abstract: A semiconductor device includes a gate electrode formed on a silicon substrate via a gate insulation film in correspondence to a channel region, source and drain regions of a p-type diffusion region formed in the silicon substrate at respective outer sides of sidewall insulation films of the gate electrode, and a pair of SiGe mixed crystal regions formed in the silicon substrate at respective outer sides of the sidewall insulation films in epitaxial relationship to the silicon substrate, the SiGe mixed crystal regions being defined by respective sidewall surfaces facing with each other, wherein, in each of the SiGe mixed crystal regions, the sidewall surface is defined by a plurality of facets forming respective, mutually different angles with respect to a principal surface of the silicon substrate.Type: GrantFiled: May 15, 2013Date of Patent: October 7, 2014Assignee: Fujitsu Semiconductor LimitedInventors: Yosuke Shimamune, Akira Katakami, Akiyoshi Hatada, Masashi Shima, Naoyoshi Tamura
-
Patent number: 8841180Abstract: A method to form a strain-inducing semiconductor region is described. In one embodiment, formation of a strain-inducing semiconductor region laterally adjacent to a crystalline substrate results in a uniaxial strain imparted to the crystalline substrate, providing a strained crystalline substrate. In another embodiment, a semiconductor region with a crystalline lattice of one or more species of charge-neutral lattice-forming atoms imparts a strain to a crystalline substrate, wherein the lattice constant of the semiconductor region is different from that of the crystalline substrate, and wherein all species of charge-neutral lattice-forming atoms of the semiconductor region are contained in the crystalline substrate.Type: GrantFiled: August 20, 2013Date of Patent: September 23, 2014Assignee: Intel CorporationInventors: Suman Datta, Jack T. Kavalieros, Been-Yih Jin
-
Patent number: 8828764Abstract: Implementations and techniques for coupled asymmetric quantum confinement structures are generally disclosed.Type: GrantFiled: March 25, 2014Date of Patent: September 9, 2014Assignee: University of Seoul Industry Cooperation FoundationInventor: Doyeol Ahn
-
Patent number: 8821635Abstract: Si—Ge materials are grown on Si(100) with Ge-rich contents (Ge>50 at. %) and precise stoichiometries SiGe, SiGe2, SiGe3 and SiGe4. New hydrides with direct Si—Ge bonds derived from the family of compounds (H3Ge)xSiH4-x (x=1-4) are used to grow uniform, relaxed, and highly planar films with low defect densities at unprecedented low temperatures between about 300-450° C. At about 500-700° C., SiGex quantum dots are grown with narrow size distribution, defect-free microstructures and highly homogeneous elemental content at the atomic level. The method provides for precise control of morphology, composition, structure and strain. The grown materials possess the required characteristics for high frequency electronic and optical applications, and for templates and buffer layers for high mobility Si and Ge channel devices.Type: GrantFiled: April 8, 2005Date of Patent: September 2, 2014Assignee: Arizona Board of Regents on Behalf of Arizona State UniversityInventors: John Kouvetakis, Ignatius S. T. Tsong, Changwu Hu, John Tolle
-
Patent number: 8815739Abstract: One illustrative device disclosed herein includes at least one fin comprised of a semiconducting material, a layer of gate insulation material positioned adjacent an outer surface of the fin, a gate electrode comprised of graphene positioned on the layer of gate insulation material around at least a portion of the fin, and an insulating material formed on the gate electrode.Type: GrantFiled: July 10, 2012Date of Patent: August 26, 2014Assignee: GLOBALFOUNDRIES Inc.Inventors: Zoran Krivokapic, Bhagawan Sahu
-
Patent number: 8796671Abstract: An organic light emitting diode display including a substrate; a light blocking layer disposed on the substrate and having a semiconductor opening; a first semiconductor pattern disposed in the semiconductor opening; a gate insulating layer disposed on the light blocking layer and the first semiconductor pattern; a first gate electrode disposed on the gate insulating layer; a first source electrode electrically connected to the first semiconductor pattern; a first drain electrode spaced apart from the first source electrode; a protective insulating layer disposed on the first source electrode and the first drain electrode, the protective insulating layer having a contact portion; a pixel electrode disposed on the protective insulating layer contacting the first drain electrode through the contact portion; an emitting layer disposed on the pixel electrode; and a common electrode disposed on the emitting layer.Type: GrantFiled: March 30, 2009Date of Patent: August 5, 2014Assignee: Samsung Display Co., Ltd.Inventors: Soo-Hyun Kim, Cheol-Ho Park, Jong-Hyun Park, Sun Park, Chun-Gi You, Yul-Kyu Lee
-
Patent number: 8796666Abstract: A device includes a substrate, insulation regions extending into the substrate, and a semiconductor fin higher than top surfaces of the insulation regions. The semiconductor fin has a first lattice constant. A semiconductor region includes sidewall portions on opposite sides of the semiconductor fin, and a top portion over the semiconductor fin. The semiconductor region has a second lattice constant different from the first lattice constant. A strain buffer layer is between and contacting the semiconductor fin and the semiconductor region. The strain buffer layer includes an oxide.Type: GrantFiled: April 26, 2013Date of Patent: August 5, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yu-Lien Huang, Tung Ying Lee, Chung-Hsien Chen, Chi-Wen Liu
-
Patent number: 8791527Abstract: An integrated circuit including one or more transistors in which source and drain regions are formed as embedded silicon-germanium (eSiGe). Guard ring structures in the integrated circuit are formed in single-crystal silicon, rather than in eSiGe. In one example, p-channel MOS transistors have source/drain regions formed in eSiGe, while the locations at which p-type guard rings are formed are masked from the recess etch and the eSiGe selective epitaxy. Defects caused by concentrated crystal strain at the corners of guard rings and similar structures are eliminated.Type: GrantFiled: April 23, 2012Date of Patent: July 29, 2014Assignee: Texas Instruments IncorporatedInventor: Gregory Charles Baldwin
-
Publication number: 20140197375Abstract: A tensile strain state in semiconductor components is adjusted. A pretensioned (tensile strain) layer is applied to a substrate (FIG. 1, (A)). Bridge structures (FIG. 1, (B)) are introduced in the layers by lithography and etching. The bridges are connected to the layer on both sides and are thus continuous. The geometric shape of the bridges, formed with a cross-section modulation, is determined by the windows (FIG. 1 (C)) in the layer. When the substrate is etched selectively, the bridge is undercut through the windows. The geometric structuring of the cross-section (FIG. 1, (D)) causes a redistribution of the originally homogeneous strain when the bridges are detached from the substrate, with the larger cross-sections relaxing at the expense of the smaller cross-sections, where the pretension is increased. Only a multiplication of stresses (or strain) originally present in the sample is possible, with the multiplication factor determined by lengths, widths and depths, and/or the relationships thereof.Type: ApplicationFiled: May 4, 2012Publication date: July 17, 2014Applicant: PAUL SCHERRER INSTITUTInventors: Jerome Faist, Gustav Schiefler, Hans Christian Sigg, Ralph Spolenak, Martin Suss
-
Patent number: 8778753Abstract: A substrate including an NMOS transistor region and a PMOS transistor region is prepared. A silicon-germanium layer is formed on the PMOS transistor region. Nitrogen atoms are injected in an upper portion of the silicon-germanium layer. A first gate dielectric layer is formed on the NMOS transistor region and the PMOS transistor region. The nitrogen atoms are injected into the upper portion of the silicon-germanium layer before forming the first gate dielectric layer.Type: GrantFiled: March 19, 2012Date of Patent: July 15, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Jinho Do, Hajin Lim, WeonHong Kim, Kyungil Hong, Moonkyun Song
-
Patent number: 8748869Abstract: Various embodiments of the invention relate to a CMOS device having (1) an NMOS channel of silicon material selectively deposited on a first area of a graded silicon germanium substrate such that the selectively deposited silicon material experiences a tensile strain caused by the lattice spacing of the silicon material being smaller than the lattice spacing of the graded silicon germanium substrate material at the first area, and (2) a PMOS channel of silicon germanium material selectively deposited on a second area of the substrate such that the selectively deposited silicon germanium material experiences a compressive strain caused by the lattice spacing of the selectively deposited silicon germanium material being larger than the lattice spacing of the graded silicon germanium substrate material at the second area.Type: GrantFiled: February 11, 2013Date of Patent: June 10, 2014Assignee: Intel CorporationInventors: Boyan Boyanov, Anand Murthy, Brian S. Doyle, Robert Chau
-
Patent number: 8748292Abstract: The benefits of strained semiconductors are combined with silicon-on-insulator approaches to substrate and device fabrication.Type: GrantFiled: March 7, 2005Date of Patent: June 10, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Thomas A. Langdo, Matthew T. Currie, Richard Hammond, Anthony J. Lochtefeld, Eugene A. Fitzgerald
-
Patent number: 8716752Abstract: A graded SiGe sacrificial layer is epitaxially grown overlying a silicon substrate. A single crystal silicon layer is then grown by an epitaxial process overlying the graded SiGe layer. A SiGe layer is next grown by an epitaxial process as a single crystal layer overlying the silicon layer. A subsequent silicon layer, which becomes the active silicon layer for the transistors, is epitaxially grown overlying the second silicon germanium layer. Together the epitaxially grown Si, SiGe and Si layers form a laminate semiconductor structure. A MOS transistor is then formed on the active area of the single crystal silicon. The graded SiGe sacrificial layer is removed by an etch process to electrically isolate the laminate semiconductor structure from the substrate.Type: GrantFiled: December 1, 2010Date of Patent: May 6, 2014Assignee: STMicroelectronics, Inc.Inventor: Barry Dove
-
Patent number: 8710549Abstract: A SOI MOS device for eliminating floating body effects and self-heating effects are disclosed. The device includes a connective layer coupling the active gate channel to the Si substrate. The connective layer provides electrical and thermal passages during device operation, which could eliminate floating body effects and self-heating effects. An example of a MOS device having a SiGe connector between a Si active channel and a Si substrate is disclosed in detail and a manufacturing process is provided.Type: GrantFiled: September 7, 2010Date of Patent: April 29, 2014Assignee: Shanghai Institute of Microsystem and Information Technology, Chinese Academy of ScienceInventors: Xiaolu Huang, Jing Chen, Xi Wang, Deyuan Xiao
-
Patent number: 8703555Abstract: An SRAM device and method of forming MOS transistors of the device having reduced defects associated with selective epitaxial growth in moat tip regions is discussed. The SRAM device comprises a core region and a logic region, logic transistors within the logic region of the SRAM, and selective epitaxial regions grown on both source and drain regions; and memory cell transistors within the core region of the SRAM, and having the selective epitaxial regions grown on only one of the source and drain regions. One method of forming the MOS transistors of the SRAM cell comprises forming a gate structure over a first conductivity type substrate to define a channel therein, masking one of the source and drain regions in the core region, forming a recess in the substrate of the unmasked side of the channel, epitaxially growing SiGe in the recess, removing the mask, and forming the source and drain extension regions in source/drain regions.Type: GrantFiled: January 23, 2013Date of Patent: April 22, 2014Assignee: Texas Instruments IncorporatedInventor: Antonio L. Rotondaro
-
Patent number: 8704248Abstract: Implementations and techniques for coupled asymmetric quantum confinement structures are generally disclosed.Type: GrantFiled: September 11, 2013Date of Patent: April 22, 2014Assignee: University of Seoul Industry Cooperation FoundationInventor: Doyeol Ahn
-
Patent number: 8704335Abstract: A bipolar transistor is fabricated having a collector (52) in a substrate (1) and a base (57, 58) and an emitter (59) formed over the substrate. The base has a stack region (57) which is laterally separated from the emitter (59) by an electrically insulating spacer (71). The insulating spacer (71) has a width dimension at its top end at least as large as the width dimension at its bottom end and forms a ?-shape or an oblique shape. The profile reduces the risk of silicide bridging at the top of the spacer in subsequent processing, while maintaining the width of emitter window.Type: GrantFiled: March 30, 2011Date of Patent: April 22, 2014Assignee: NXP, B.V.Inventors: Tony Vanhoucke, Johannes Josephus Theodorus Marinus Donkers, Hans Mertens, Philippe Meunier-Beillard
-
Patent number: 8697461Abstract: There is provided a manufacturing method of an LED module including: forming an insulating film on a substrate; forming a first ground pad and a second ground pad separated from each other on the insulating film; forming a first division film that fills a space between the first and second ground pads, a second division film deposited on a surface of the first ground pad, and a third division film deposited on a surface of the second ground pad; forming a first partition layer of a predetermined height on each of the division films; sputtering seed metal to the substrate on which the first partition layer is formed; forming a second partition layer of a predetermined height on the first partition layer; forming a first mirror connected with the first ground pad and a second mirror connected with the second ground pad by performing a metal plating process to the substrate on which the second partition layer is formed; removing the first and second partition layers; connecting a zener diode to the first mirrorType: GrantFiled: March 18, 2011Date of Patent: April 15, 2014Assignee: Daewon Innost Co., Ltd.Inventors: Won Sang Lee, Young Keun Kim
-
Publication number: 20140097402Abstract: A semiconductor structure and a method for forming the same are provided. The semiconductor structure comprises: a substrate (1100); a plurality of convex structures (1200) formed on the substrate (1100), in which every two adjacent convex structures (1200) are separated by a cavity in a predetermined pattern, and the cavity between every two adjacent convex structures (1200) is less than 50 nm in width; a plurality of floated films (1300), in which the floated films (1300) are partitioned into a plurality of sets, a channel layer is formed on a convex structure (1200) between the floated films (1300) in each set, a source region and a drain region are formed on two sides of the channel layer respectively, and the cavity between the every two adjacent convex structures (1200) is filled with an insulating material (2000); and a gate stack (1400) formed on each channel layer.Type: ApplicationFiled: November 11, 2011Publication date: April 10, 2014Applicant: Tsinghua UniversityInventors: Jing Wang, Lei Guo
-
Patent number: 8692332Abstract: A structure of a strained-silicon transistor includes a PMOS disposed on a substrate, a silicon nitride layer positioned on the PMOS, and a compressive stress film disposed on the silicon nitride layer, wherein the silicon nitride has a stress between ?0.1 Gpa and ?3.2 Gpa, and the stress of the silicon nitride is smaller than the stress of the compressive stress layer.Type: GrantFiled: January 14, 2010Date of Patent: April 8, 2014Assignee: United Microelectronics Corp.Inventors: Jei-Ming Chen, Hsiu-Lien Liao, Yu-Tuan Tsai, Teng-Chun Tsai
-
Patent number: 8653501Abstract: Provided is an emitting device which is capable of improving the luminous efficiency of an emitting layer formed using a group IV semiconductor material and obtaining an emission spectrum having a narrow band, and a manufacturing method therefor. The emitting device comprises: an emitting layer having a potential confinement structure, comprising: a well region comprising a group IV semiconductor material; and a barrier region being adjacent to the well region and comprising a group IV semiconductor material which is different from the group IV semiconductor material in the well region, wherein: a continuous region from the well region over an interface between the well region and the barrier region to a part of the barrier region comprises fine crystals; and a region in the barrier region, which is other than the continuous region comprising the fine crystals, is amorphous or polycrystalline region.Type: GrantFiled: October 13, 2011Date of Patent: February 18, 2014Assignee: Canon Kabushiki KaishaInventors: Tetsuya Takeuchi, Tatsuro Uchida, Mitsuhiro Ikuta
-
Patent number: 8647953Abstract: A method for fabricating a metal oxide semiconductor (MOS) device is described, including following steps. Two recesses are formed in a substrate. A first epitaxy growth process is performed, so as to form a first semiconductor compound layer in each of the recesses. A second epitaxy growth process is performed with an epitaxial temperature lower than 700° C., so as to form a cap layer on each of the first semiconductor compound layers. Each of the cap layers includes a second semiconductor compound layer protruding from a surface of the substrate. The first and the second semiconductor compound layers are composed of a first Group IV element and a second Group IV element, wherein the second Group IV element is a nonsilicon element. The content of the second Group IV element in the second semiconductor compound layers is less than that in the first semiconductor compound layers.Type: GrantFiled: November 17, 2011Date of Patent: February 11, 2014Assignee: United Microelectronics Corp.Inventors: Chin-I Liao, I-Ming Lai, Chin-Cheng Chien
-
Patent number: 8648391Abstract: The product of the breakdown voltage (BVCEO) and the cutoff frequency (fT) of a SiGe heterojunction bipolar transistor (HBT) is increased beyond the Johnson limit by utilizing a doped region with a hollow core that extends down from the base to the heavily-doped buried collector region. The doped region and the buried collector region have opposite dopant types.Type: GrantFiled: March 23, 2012Date of Patent: February 11, 2014Assignee: Texas Instruments IncorporatedInventors: Jeffrey A. Babcock, Alexei Sadovnikov
-
Patent number: 8643061Abstract: A semiconductor structure is provided. The structure includes an n-type field-effect-transistor (NFET) being formed directly on top of a strained silicon layer, and a p-type field-effect-transistor (PFET) being formed on top of the same stained silicon layer but via a layer of silicon-germanium (SiGe). The strained silicon layer may be formed on top of a layer of insulating material or a silicon-germanium layer with graded Ge content variation. Furthermore, the NFET and PFET are formed next to each other and are separated by a shallow trench isolation (STI) formed inside the strained silicon layer. Methods of forming the semiconductor structure are also provided.Type: GrantFiled: October 20, 2010Date of Patent: February 4, 2014Assignee: International Business Machines CorporationInventors: Haizhou Yin, Dae-Gyu Park, Oleg Gluschenkov, Zhijiong Luo, Dominic Schepis, Jun Yuan
-
Patent number: 8642434Abstract: While embedded silicon germanium alloy and silicon carbon alloy provide many useful applications, especially for enhancing the mobility of MOSFETs through stress engineering, formation of alloyed silicide on these surfaces degrades device performance. The present invention provides structures and methods for providing unalloyed silicide on such silicon alloy surfaces placed on semiconductor substrates. This enables the formation of low resistance contacts for both mobility enhanced PFETs with embedded SiGe and mobility enhanced NFETs with embedded Si:C on the same semiconductor substrate. Furthermore, this invention provides methods for thick epitaxial silicon alloy, especially thick epitaxial Si:C alloy, above the level of the gate dielectric to increase the stress on the channel on the transistor devices.Type: GrantFiled: February 16, 2012Date of Patent: February 4, 2014Assignee: International Business Machines CorporationInventors: Yaocheng Liu, Dureseti Chidambarrao, Oleg Gluschenkov, Judson R. Holt, Renee T. Mo, Kern Rim
-
Patent number: 8633573Abstract: Various applications are directed to a material stack having a strained active material therein. In connection with an embodiment, an active material (e.g. a semiconductor material) is at least initially and partially released from and suspended over a substrate, strained, and held in place. The release and suspension facilitates the application of strain to the semiconductor material.Type: GrantFiled: February 16, 2010Date of Patent: January 21, 2014Assignee: The Board of Trustees of the Leland Stanford Junior UniversityInventors: Jinendra Raja Jain, Roger T. Howe
-
Patent number: 8629426Abstract: Various source/drain stressors that can enhance carrier mobility, and methods for manufacturing the same, are disclosed. An exemplary source/drain stressor includes a seed layer of a first material disposed over a substrate of a second material, the first material being different than the second material; a relaxed epitaxial layer disposed over the seed layer; and an epitaxial layer disposed over the relaxed epitaxial layer.Type: GrantFiled: December 3, 2010Date of Patent: January 14, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chin-Hsiang Lin, Jeff J. Xu, Pang-Yen Tsai
-
Patent number: 8604496Abstract: According to one embodiment, an optical semiconductor device includes an n-type semiconductor layer, a p-type semiconductor layer, and a functional part. The functional part is provided between the n-type semiconductor layer and the p-type semiconductor layers. The functional part includes a plurality of active layers stacked in a direction from the n-type semiconductor layer toward the p-type semiconductor layer. At least two of the active layers include a multilayer stacked body, an n-side barrier layer, a well layer and a p-side barrier layer. The multilayer stacked body includes a plurality of thick film layers and a plurality of thin film layers alternately stacked in the direction. The n-side barrier layer is provided between the multilayer stacked body and the p-type layer. The well layer is provided between the n-side barrier layer and the p-type layer. The p-side barrier layer is provided between the well layer and the p-type layer.Type: GrantFiled: August 22, 2011Date of Patent: December 10, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Tomonari Shioda, Hisashi Yoshida, Koichi Tachibana, Naoharu Sugiyama, Shinya Nunoue
-
Publication number: 20130306935Abstract: A transistor device includes multiple planar layers of channel material connecting a source region and a drain region, where the planar layers are formed in a stack of layers of a channel material; and a gate conductor formed around and between the planar layers of channel material.Type: ApplicationFiled: July 17, 2013Publication date: November 21, 2013Inventors: Josephine B. Chang, Leland Chang, Chung-Hsun Lin, Jeffrey W. Sleight
-
Patent number: 8557670Abstract: A lateral heterojunction bipolar transistor is formed on a semiconductor-on-insulator substrate including a top semiconductor portion of a first semiconductor material having a first band gap and a doping of a first conductivity type. A stack of an extrinsic base and a base cap is formed such that the stack straddles over the top semiconductor portion. A dielectric spacer is formed around the stack. Ion implantation of dopants of a second conductivity type is performed to dope regions of the top semiconductor portion that are not masked by the stack and the dielectric spacer, thereby forming an emitter region and a collector region. A second semiconductor material having a second band gap greater than the first band gap and having a doping of the second conductivity type is selectively deposited on the emitter region and the collector region to form an emitter contact region and a collector contact region, respectively.Type: GrantFiled: September 6, 2012Date of Patent: October 15, 2013Assignee: International Business Machines CorporationInventors: Jin Cai, Kevin K. Chan, Christopher P. D'Emic, Tak H. Ning, Dae-Gyu Park
-
Patent number: 8558257Abstract: Implementations and techniques for coupled asymmetric quantum confinement structures are generally disclosed.Type: GrantFiled: November 24, 2009Date of Patent: October 15, 2013Assignee: University of Seoul Industry Cooperation FoundationInventor: Doyeol Ahn
-
Publication number: 20130240836Abstract: A fin field effect transistor (FinFET) device is provided. The FinFET includes a superlattice layer and a strained layer. The superlattice layer is supported by a substrate. The strained layer is disposed on the superlattice layer and provides a gate channel. The gate channel is stressed by the superlattice layer. In an embodiment, the superlattice layer is formed by stacking different silicon germanium alloys or stacking other III-V semiconductor materials.Type: ApplicationFiled: March 16, 2012Publication date: September 19, 2013Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yi-Jing Lee, You-Ru Lin, Cheng-Tien Wan, Cheng-Hsien Wu, Chih-Hsin Ko
-
Patent number: 8530884Abstract: A method to form a strain-inducing semiconductor region is described. In one embodiment, formation of a strain-inducing semiconductor region laterally adjacent to a crystalline substrate results in a uniaxial strain imparted to the crystalline substrate, providing a strained crystalline substrate. In another embodiment, a semiconductor region with a crystalline lattice of one or more species of charge-neutral lattice-forming atoms imparts a strain to a crystalline substrate, wherein the lattice constant of the semiconductor region is different from that of the crystalline substrate, and wherein all species of charge-neutral lattice-forming atoms of the semiconductor region are contained in the crystalline substrate.Type: GrantFiled: June 15, 2011Date of Patent: September 10, 2013Assignee: Intel CorporationInventors: Suman Datta, Jack T. Kavalieros, Been-Yih Jin
-
Patent number: 8530257Abstract: Methods for improving the temperature performance of AlInGaP based light emitters. Nitrogen is added to the quantum wells in small quantities. Nitrogen is added in a range of about 0.5 percent to 2 percent. The addition of nitrogen increases the conduction band offset and increases the separation of the indirect conduction band. To keep the emission wavelength in a particular range, the concentration of In in the quantum wells may be decreased or the concentration of Al in the quantum wells may be increased. The net result is an increase in the conduction band offset and an increase in the separation of the indirect conduction band.Type: GrantFiled: August 27, 2012Date of Patent: September 10, 2013Assignee: Finisar CorporationInventor: Ralph Herbert Johnson
-
Patent number: 8525162Abstract: A method is provided. The method includes forming a plurality of nanowires on a top surface of a substrate and forming an oxide layer adjacent to a bottom surface of each of the plurality of nanowires, wherein the oxide layer is to isolate each of the plurality of nanowires from the substrate.Type: GrantFiled: November 8, 2011Date of Patent: September 3, 2013Assignee: Intel CorporationInventors: Benjamin Chu-Kung, Uday Shah, Ravi Pillarisetty, Been-Yih Jin, Marko Radosavljevic, Willy Rachmady
-
Patent number: 8502284Abstract: The semiconductor device includes a silicon substrate having a channel region, a gate electrode formed over the channel region, buried semiconductor regions formed in a surface of the silicon substrate on both sides of the gate electrode, for applying to the surface of the silicon substrate a first stress in a first direction parallel to the surface of the silicon substrate, and stressor films formed on the silicon substrate between the channel region and the buried semiconductor regions in contact with the silicon substrate, for applying to the silicon substrate a second stress in a second direction which is opposite to the first direction.Type: GrantFiled: June 30, 2009Date of Patent: August 6, 2013Assignee: Fujitsu Semiconductor LimitedInventor: Naoyoshi Tamura
-
Patent number: 8501570Abstract: An integrated circuit device and method for manufacturing the integrated circuit device provide improved control over a shape of a trench for forming the source and drain features of integrated circuit device, by forming a second doped region in a first doped region and removing the first and the second doped regions by a first and a second wet etching processes.Type: GrantFiled: December 30, 2010Date of Patent: August 6, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ziwei Fang, Jeff J. Xu, Ming-Jie Huang, Yimin Huang, Zhiqiang Wu, Min Cao
-
Patent number: 8471244Abstract: A method and system for providing a metal oxide semiconductor (MOS) device are described. The method and system include providing a source, a drain, and a channel residing between the source and the drain. At least a portion of the channel includes an alloy layer including an impurity having a graded concentration. The method and system also include providing a gate dielectric and a gate electrode. At least a portion of the gate dielectric resides above the alloy layer. The gate dielectric resides between the alloy layer and the gate electrode.Type: GrantFiled: December 5, 2006Date of Patent: June 25, 2013Assignee: Atmel CorporationInventor: Darwin Gene Enicks
-
Patent number: 8471245Abstract: An implementation of a single qubit phase gate for use in a quantum information processing scheme based on the ?=5/2 fractional quantum Hall (FQH) state is disclosed. Using sack geometry, a qubit consisting of two ?-quasiparticles, which may be isolated on respective antidots, may be separated by a constriction from the bulk of a two-dimensional electron gas in the ?=5/2 FQH state. An edge quasiparticle may induce a phase gate on the qubit. The number of quasiparticles that are allowed to traverse the edge path defines which gate is induced. For example, if a certain number of quasiparticles are allowed to traverse the path, then a ?/8 gate may be effected.Type: GrantFiled: November 8, 2011Date of Patent: June 25, 2013Assignee: Microsoft CorporationInventors: Parsa Bonderson, Kirill Shtengel, David Clarke, Chetan Nayak
-
Patent number: 8466450Abstract: A semiconductor device includes a gate electrode formed on a silicon substrate via a gate insulation film in correspondence to a channel region, source and drain regions of a p-type diffusion region formed in the silicon substrate at respective outer sides of sidewall insulation films of the gate electrode, and a pair of SiGe mixed crystal regions formed in the silicon substrate at respective outer sides of the sidewall insulation films in epitaxial relationship to the silicon substrate, the SiGe mixed crystal regions being defined by respective sidewall surfaces facing with each other, wherein, in each of the SiGe mixed crystal regions, the sidewall surface is defined by a plurality of facets forming respective, mutually different angles with respect to a principal surface of the silicon substrate.Type: GrantFiled: July 29, 2010Date of Patent: June 18, 2013Assignee: Fujitsu Semiconductor LimitedInventors: Yosuke Shimamune, Akira Katakami, Akiyoshi Hatada, Masashi Shima, Naoyoshi Tamura
-
Patent number: 8455858Abstract: A semiconductor structure is provided. The semiconductor structure may include a substrate (100); a buffer layer or an insulation layer (200) formed on the substrate; a first strained wide bandgap semiconductor material layer (400) formed on the buffer layer or the insulation layer; a strained narrow bandgap semiconductor material layer (500) formed on the first strained wide bandgap semiconductor material layer; a second strained wide bandgap semiconductor material layer (700) formed on the strained narrow bandgap semiconductor material layer; a gate stack (300) formed on the second strained wide bandgap semiconductor material layer; and a source and a drain (600) formed in the first strained wide bandgap semiconductor material layer, the strained narrow bandgap semiconductor material layer and the second strained wide bandgap semiconductor material layer respectively.Type: GrantFiled: November 8, 2010Date of Patent: June 4, 2013Assignee: Tsinghua UniversityInventors: Jing Wang, Jun Xu, Lei Guo
-
Patent number: 8455859Abstract: The present disclosure provides a semiconductor device that includes a semiconductor substrate, a gate structure disposed on a surface of the substrate, and strained structures disposed in the substrate at either side of the gate structure and formed of a semiconductor material different from the semiconductor substrate. Each strained structure has a cross-sectional profile that includes a first portion that extends from the surface of substrate and a second portion that tapers from the first portion at an angle ranging from about 50° to about 70°. The angle is measured with respect to an axis parallel to the surface of the substrate.Type: GrantFiled: October 1, 2009Date of Patent: June 4, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ming-Huan Tsai, Han-Ting Tsai
-
Patent number: 8445936Abstract: An integrally formed high-efficient multi-layer light-emitting device is provided, which includes a heat dissipation seat, a plurality of light-emitting dies, and a lead frame. The heat dissipation seat includes a chamber having an accommodating space, and a groove having two inclined inner sidewalls is formed around the periphery of a bottom of the chamber, The groove is very fine so that only very small amounts of the phosphor and silicone are used for filling the groove and covering the light-emitting dies, and thereby the material cost and the manufacturing cost are greatly reduced. The light can be reflected out of the chamber so that the brightness and the evenness of the light output will be improved.Type: GrantFiled: June 13, 2012Date of Patent: May 21, 2013Assignee: Gem Weltronics TWN CorporationInventors: Jon-Fwu Hwu, Yung-Fu Wu, Kui-Chiang Liu