Having Structure To Improve Output Signal (e.g., Antiblooming Drain) Patents (Class 257/223)
-
Patent number: 7508017Abstract: A source region and drain region are formed in a surface region of a first semiconductor region. Moreover, a second semiconductor region connected to the drain region is formed in the surface region of the first semiconductor region. A third semiconductor region is formed in the first semiconductor region under the second semiconductor region, connected to the second semiconductor region, and accumulates signal charges in accordance with an incident light. A fourth semiconductor region is formed in the surface region of the first semiconductor region between the drain region and source region. Moreover, these source region, drain region, second semiconductor region, and third semiconductor region constitute a pixel, and different voltages are supplied to the drain region in an accumulation period of the signal charges in the pixel, signal readout period, and discharge period of the signal charges.Type: GrantFiled: March 26, 2007Date of Patent: March 24, 2009Assignee: Kabushiki Kaisha ToshibaInventor: Hiroshige Goto
-
Patent number: 7501671Abstract: The present invention is characterized in that a semiconductor film containing a rare gas element is formed on a crystalline semiconductor film obtained by using a catalytic element via a barrier layer, and the catalytic element is moved from the crystalline semiconductor film to the semiconductor film containing a rare gas element by a heat treatment. Furthermore, a first impurity region and a second impurity region formed in a semiconductor layer of a first n-channel TFT are provided outside a gate electrode. A third impurity region formed in a semiconductor layer of a second n-channel TFT is provided so as to be partially overlapped with a gate electrode. A third impurity region is provided outside a gate electrode. A fourth impurity region formed in a semiconductor layer of a p-channel TFT is provided so as to be partially overlapped with a gate electrode. A fifth impurity region is provided outside a gate electrode.Type: GrantFiled: March 28, 2007Date of Patent: March 10, 2009Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Takashi Hamada, Satoshi Murakami, Shunpei Yamazaki, Osamu Nakamura, Masayuki Kajiwara, Junichi Koezuka, Toru Takayama
-
Patent number: 7492404Abstract: An image sensor includes a substrate; a plurality of pixels on the substrate, one or more of the pixels comprises (i) first and second charge-storage regions having at least one photosensitive area; (ii) a lateral overflow drain; (iii) a first lateral overflow gate adjacent the first charge-storage regions that passes substantially all charges from the first charge-storage region to the lateral overflow drain; and (iv) a second lateral gate adjacent the second charge-storage region that passes excess photo-generated charge into the lateral overflow drain for blooming control.Type: GrantFiled: February 7, 2005Date of Patent: February 17, 2009Assignee: Eastman Kodak CompanyInventors: Eric G. Stevens, John P. Shepherd, David N. Nichols
-
Publication number: 20090020788Abstract: An imaging apparatus includes (a) a full-frame, charge-coupled device having (i) a conductive layer of a first dopant type; (ii) a plurality of pixels arranged as a charge-coupled device in the conductive layer that collects charge in response to incident light and transfers the collected charge; (iii) an overflow drain of a dopant type opposite the first type disposed in the conductive layer and laterally adjacent to each pixel; and the apparatus having (b) a voltage supply connected to the lateral overflow drain that is at a first voltage during readout and at a second voltage that is lower than the first voltage during integration.Type: ApplicationFiled: September 23, 2008Publication date: January 22, 2009Inventor: Eric J. Meisenzahl
-
Patent number: 7473944Abstract: A solid-state imaging device includes a semiconductor substrate including: a plurality of light-receptive portions that are arranged one-dimensionally or two-dimensionally; a vertical transfer portion that transfers signal electric charge read out from the light-receptive portions in a vertical direction; a horizontal transfer portion that transfers the signal electric charge transferred by the vertical transfer portion in a horizontal direction; a barrier region adjacent to the horizontal transfer portion, the barrier region letting only surplus electric charge of the horizontal transfer portion pass therethough; a drain region adjacent to the barrier region, into which the surplus electric charge passing through the barrier region is discharged; and an insulation film adjacent to the drain region. A portion of the drain region is located beneath the insulation film.Type: GrantFiled: January 18, 2006Date of Patent: January 6, 2009Assignee: Panasonic CorporationInventor: Toshihiro Kuriyama
-
Patent number: 7470942Abstract: A thin film transistor array, an electrostatic discharge protective device thereof, and methods for fabricating the same are provided. The thin film transistor array comprises a plurality of scan lines, a plurality of data lines, a first shorting bar, and a second shorting bar. The electrostatic discharge protective device comprises a switching device and a resistance line in parallel. If static electricity accumulated on the TFT array is over a predetermined range, the accumulated static electricity will be conducted to the first or second shorting bar via the switching device. The resistance line can prevent signals applied to one of the scan lines or data lines from being conducted to other scan lines or data lines, to detect a defective pixel.Type: GrantFiled: September 7, 2005Date of Patent: December 30, 2008Assignee: Chunghwa Picture Tube., Ltd.Inventor: Chen-Ming Chen
-
Patent number: 7442910Abstract: A cascaded imaging storage system for a pixel is disclosed for improving intrascene dynamic range. Charges accumulated in a first capacitor spill over into a second capacitor when a charge storage capacity of the first capacitor is exceeded. A third capacitor may also be provided such that charges accumulated by said second capacitor spill over into the third capacitor when the charge storage capacity of the second capacitor is exceeded.Type: GrantFiled: March 24, 2005Date of Patent: October 28, 2008Assignee: Micron Technology, Inc.Inventor: Eric R. Fossum
-
Patent number: 7439565Abstract: An active device array substrate including a substrate, a plurality of active devices, a plurality of the first lead lines, a plurality of the second lead lines and a first floating light-shielding layer is provided. The substrate has a display region and a peripheral circuit region and the active devices are arranged within the peripheral circuit region on the substrate to form an array. Besides, the first lead lines and the second lead lines are disposed within the peripheral circuit region on the substrate. The first floating light-shielding layer is disposed between the first lead lines and covers the part of the first lead lines. Furthermore, the floating light-shielding layer is not connected with any voltage sources completely. Therefore, the active devices array substrate can prevent the light leakage from been resulted between the first lead lines and the power consumption of the active devices array substrate is reduced.Type: GrantFiled: June 8, 2006Date of Patent: October 21, 2008Assignee: Chunghwa Picture Tubes, Ltd.Inventor: Wen-Hsiung Liu
-
Patent number: 7432530Abstract: A solid-state imaging device includes: a substrate; a photo-receiving portion formed in the substrate; a wiring layer formed on the substrate and having a trench being formed on a region directly above the photo-receiving portion; and a light guiding member provided in the trench and made of organic material. An empty space is formed between a side wall of the trench and a side surface of the light guiding member. The side surface of the light guiding member is curved so that a central part of the side surface along a vertical direction is closer to a center axis of the trench than both end parts of the side surface along the vertical direction.Type: GrantFiled: May 22, 2007Date of Patent: October 7, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Atsuko Yamashita, Toshihiko Kitamura, Takashi Doi, Masaaki Ogawa, Takayuki Sakai
-
Patent number: 7427740Abstract: An image sensor comprises an active pixel region that includes a plurality of unit pixels arranged in a matrix pattern, a first optical black region formed adjacent to the active pixel region, wherein a plurality of shaded unit pixels are arranged therein, a drain region formed adjacent to the first optical black region, the drain region discharging excess electrons generated in the active pixel region, and a second optical black region formed adjacent to the drain region, wherein another plurality of the shaded unit pixels are arranged therein.Type: GrantFiled: January 18, 2006Date of Patent: September 23, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Sun-Yong Park, Jun-Taek Lee
-
Publication number: 20080217659Abstract: An image sensor device includes a semiconductor substrate having a first type of conductivity, a first layer overlying the semiconductor substrate and having the first type of conductivity, a second layer overlying the first layer and having a second type of conductivity different than the first type of conductivity, and a plurality of pixels formed in the second layer.Type: ApplicationFiled: March 6, 2007Publication date: September 11, 2008Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Jyh-Ming Hung, Dun-Nian Yaung
-
Patent number: 7420235Abstract: In the solid-state imaging device of the present invention having a photoelectric conversion section and a charge transfer section equipped with a charge transfer electrode for transferring an electric charge generated in the photoelectric conversion section, the charge transfer electrode has an alternate arrangement of a first layer electrode including a first layer electrically conducting film and a second layer electrode including a second layer electrically conducting film, which are formed on a gate oxide film including a laminate film consisting of a silicon oxide film and a metal oxide thin film, and the first layer electrode and the second layer electrode are separated by insulation with an interelectrode insulating film including a sidewall insulating film formed by a CVD process to cover the lateral wall of the first layer electrode.Type: GrantFiled: August 7, 2006Date of Patent: September 2, 2008Assignee: Fujifilm CorporationInventor: Maki Saito
-
Patent number: 7417271Abstract: An electrode structure having at least two oxide layers that more reliably switch and operate without the use of additional devices and a non-volatile memory device having the same are provided. The electrode structure may include a lower electrode, a first oxide layer formed on the lower electrode, a second oxide layer formed on the first oxide layer and an upper electrode formed on the second oxide layer wherein at least one of the first and second oxide layers may be formed of a resistance-varying material. The first oxide layer may be formed of an oxide having a variable oxidation state.Type: GrantFiled: January 19, 2007Date of Patent: August 26, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Stefanovich Genrikh, Choong-rae Cho, In-kyeong Yoo, Eun-hong Lee, Sung-Il Cho, Chang-wook Moon
-
Patent number: 7402882Abstract: A charge coupled device includes a substrate; a plurality of image pixels arranged in a two dimensional array in the substrate for capturing an electronic representation of an image and for transferring charge in a first direction; a transfer mechanism for transferring charge in a second direction from the plurality of the image pixels for further processing; an amplifier structure disposed in the substrate that receives the charge from the transfer mechanism and converts the charge into a voltage signal; a first opaque layer spanning over the amplifier for blocking near-infrared light inherently generated by an electrical field within the amplifier structure when a voltage is applied; and a second opaque layer deposited into the substrate for also blocking near-infrared light inherently generated by an electrical field within the amplifier structure when a voltage is applied.Type: GrantFiled: August 23, 2004Date of Patent: July 22, 2008Assignee: Eastman Kodak CompanyInventors: Shen Wang, William F. DesJardin, Robert P. Fabinski, David N. Nichols, Christopher Parks, Eric G. Stevens
-
Patent number: 7393723Abstract: A method of manufacturing a semiconductor device that forms laminate layers includes the steps of reducing contamination containing the single bond of carbon on at least one part of a surface on which the laminate films are formed by activated hydrogen before the laminate films are formed, and forming the laminate films on the surface on which the laminate films are formed.Type: GrantFiled: March 8, 2004Date of Patent: July 1, 2008Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Mitsunori Sakama, Takeshi Fukada
-
Patent number: 7378691Abstract: A solid-state image sensor capable of suppressing blooming and increase of a dark current also when an n-type impurity concentration in a transfer channel region is increased is obtained. In this solid-state image sensor, gate electrodes of a prescribed pixel and another pixel adjacent to the prescribed pixel are provided at a first space, and a larger quantity of second conductivity type impurity is introduced into a region of a first conductivity type transfer channel region, located on the main surface of a substrate, corresponding to the first space as compared with a second conductivity type impurity contained in the remaining region of the transfer channel region other than the region corresponding to the first space.Type: GrantFiled: February 27, 2006Date of Patent: May 27, 2008Assignee: Sanyo Electric Co., Ltd.Inventors: Tatsurou Geshi, Mamoru Arimoto
-
Patent number: 7365380Abstract: An object of the present invention is to provide a photoelectric conversion device, wherein improvement of charge transfer properties when charge is output from a charge storage region and suppression of dark current generation during charge storage are compatible with each other. This object is achieved by forming a depletion voltage of a charge storage region in the range from zero to one half of a power source voltage (V), forming a gate voltage of a transfer MOS transistor during a charge transfer period in the range from one half of the power source voltage to the power source voltage (V) and forming a gate,voltage of the transfer MOS transistor during a charge storage period in the range from minus one half of the power source voltage to zero (V).Type: GrantFiled: August 31, 2005Date of Patent: April 29, 2008Assignee: Canon Kabushiki KaishaInventors: Hiroshi Yuzurihara, Seiichi Tamura, Ryuichi Mishima
-
Patent number: 7355222Abstract: The invention relates to an imaging device having a pixel cell with a transparent conductive material interconnect line for focusing incident light onto a photosensor and providing an electrical connection to pixel circuitry, and the method of making the same.Type: GrantFiled: May 19, 2005Date of Patent: April 8, 2008Assignee: Micron Technology, Inc.Inventor: David Wells
-
Publication number: 20080017892Abstract: An image sensor includes a plurality of pixels for converting incident photons into electrical charge; an overflow drain to draw off excess charge from at one or more of the pixels; a mechanism for summing charge from two or more of the pixels; a first network of resistive devices generating a first overflow drain voltage where at least one of the resistive devices has, in parallel, a fuse that can be opened in response to an external stimulus to provide the optimum overflow drain voltage for pixel anti-blooming protection and saturation signal level for when a plurality of pixels are summed together; and a second network of resistive devices connected to the first network of resistive devices generating a second overflow drain voltage where the second overflow drain voltage is a fraction of the first overflow drain voltage and the second overflow drain voltage provides the optimum overflow drain voltage for pixel anti-blooming and saturation signal level for when none or substantially none of the plurality oType: ApplicationFiled: July 19, 2006Publication date: January 24, 2008Inventors: Christopher Parks, John P. McCarten
-
Patent number: 7294872Abstract: PROBLEM To provide a high quality solid state image pickup device. SOLUTION Impurities are implanted into a semiconductor substrate to form vertical transfer channels for transferring electric charges in a first direction and to form a drain near each of the vertical transfer channels via a gate which forms a barrier. A first silicon oxide film, a silicon nitride film and a second silicon oxide film are deposited in this order from the bottom, on the surfaces of the vertical transfer channels, gates and drains. A first layer vertical transfer electrode is formed on the second silicon oxide film above the vertical transfer channel, and an insulating film if formed on the surface of the first layer vertical transfer electrode. The second silicon oxide film and silicon nitride film are etched in such a manner that the silicon nitride film covers the vertical transfer channel and extends above the gate excepting a portion near the drain.Type: GrantFiled: March 20, 2006Date of Patent: November 13, 2007Assignee: Fujifilm CorporationInventor: Masanori Nagase
-
Publication number: 20070257286Abstract: A reset transistor includes a floating diffusion region for detecting a charge, a junction region for draining the charge, a gate for controlling a transfer of the charge from the floating diffusion region to the junction region upon receipt of a reset signal, and a potential well incorporated underneath the gate.Type: ApplicationFiled: April 27, 2007Publication date: November 8, 2007Inventor: Jaroslav Hynecek
-
Patent number: 7285808Abstract: A plurality of optical sensors (4) are arranged in a surface region of a semiconductor substrate (6) in a matrix pattern, and electric charge generated by the optical sensors (4) is transferred by first and second transfer electrodes (12 and 14) embedded under the optical sensors (4). The semiconductor substrate (6) is constructed by laminating a support substrate (16) composed of silicon, a buffer layer (18), and a thin silicon layer (20) composed of single-crystal silicon. p? regions (26) (overflow barrier) and n-type regions (28) which function as transfer paths are formed under the optical sensors (4). The first and the second transfer electrodes (12 and 14) are disposed between the buffer layer (18) and the n-type regions (28), and an insulating film (30) is interposed between the n-type regions (28) and the first and the second transfer electrodes (12 and 14). In this structure, the light-receiving area is large since the transfer electrodes are not disposed in the front region.Type: GrantFiled: October 2, 2002Date of Patent: October 23, 2007Assignee: Sony CorporationInventor: Takashi Kasuga
-
Patent number: 7282448Abstract: A method of forming an opening through a substrate having a first side and a second side opposite the first side includes forming spaced etch stops in the first side of the substrate, etching into the substrate from the second side toward the first side to the spaced etch stops, and etching into the substrate between the spaced etch stops from the second side. Etching into the substrate to the spaced etch stops includes forming a first portion of the opening and etching into the substrate between the spaced etch stops includes forming a second portion of the opening.Type: GrantFiled: August 25, 2005Date of Patent: October 16, 2007Assignee: Hewlett-Packard Development Company, L.P.Inventors: Chien-Hua Chen, Donald W. Schulte, Terry E McMahon
-
Patent number: 7279770Abstract: A structure for isolating areas in a semiconductor device is provided. The structure includes a trench having first and second portions formed in a substrate. The first portion has a first width, and the second portion has a second width and is below the first portion. The first width is greater than the second width. A first insulating liner is formed along at least lateral sidewalls of the first portion. A spacer material is formed along at least lateral sidewalls of the insulating liner and filling the second portion. A filler material is over said spacer material and within the first portion. Methods for forming the structure are also provided.Type: GrantFiled: June 1, 2005Date of Patent: October 9, 2007Assignee: Micron Technology, Inc.Inventor: Chandra Mouli
-
Patent number: 7265397Abstract: An optical sensor circuit for generating signals corresponding to received photoelectrons is formed on a single monolithic substrate and includes a charge coupled device (CCD) array. The array is formed of a plurality of pixels constructed by a standard CMOS process. Each pixel is formed of at least one charge well of minority carriers and a gate oxide layer overlaying the at least one charge well. At least two spaced gate electrodes corresponding in position to the at least two charge wells overlays the gate oxide layer. The space between adjacent electrodes defines a gap to transfer charge between adjacent ones of at the least two spaced gate electrodes and the gap is stabilized. A back-illuminated imager is also described in which photocarriers are diverted from devices integrated with the pixel by a PN junction formed in the pixel structure.Type: GrantFiled: August 30, 2001Date of Patent: September 4, 2007Assignee: Sarnoff CorporationInventors: John Robertson Tower, Peter Alan Levine, Pradyumna Kumar Swain, Nathaniel Joseph McCaffrey, Taner Dosluoglu
-
Patent number: 7239003Abstract: Isolation methods and devices for isolating regions of a semiconductor device. The isolation method and structure include forming an isolating trench in an active area and filling the trench with a doped conductive material containing silicon. Suitable conductive materials containing silicon include polysilicon and silicon-germanium. There is also provided a method and structure for isolating the regions by providing a trench in an active area of a substrate, growing an epitaxial layer in the trench to fill the trench or to partially fill the trench and depositing an insulating material over the epitaxial layer and within the trench to completely fill the trench.Type: GrantFiled: August 26, 2004Date of Patent: July 3, 2007Assignee: Micron Technology, Inc.Inventors: Chandra Mouli, Howard Rhodes
-
Patent number: 7236197Abstract: A source region and drain region are formed in a surface region of a first semiconductor region. Moreover, a second semiconductor region connected to the drain region is formed in the surface region of the first semiconductor region. A third semiconductor region is formed in the first semiconductor region under the second semiconductor region, connected to the second semiconductor region, and accumulates signal charges in accordance with an incident light. A fourth semiconductor region is formed in the surface region of the first semiconductor region between the drain region and source region. Moreover, these source region, drain region, second semiconductor region, and third semiconductor region constitute a pixel, and different voltages are supplied to the drain region in an accumulation period of the signal charges in the pixel, signal readout period, and discharge period of the signal charges.Type: GrantFiled: November 13, 2002Date of Patent: June 26, 2007Assignee: Kabushiki Kaisha ToshibaInventor: Hiroshige Goto
-
Patent number: 7233033Abstract: A small semiconductor display device of low power consumption and with high definition/high resolution/high image quality is provided. The semiconductor display device according to the present invention includes a pixel matrix circuit, a data line driver circuit and scanning line driver circuits, and these components are formed on the same substrate using a polycrystalline TFT. The fabricating method of the device which includes a process for promoting crystallization by a catalytic element and a process for gettering the catalytic element provides the semiconductor display device with high definition/high resolution/high image quality while it is small in size.Type: GrantFiled: February 11, 2004Date of Patent: June 19, 2007Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Jun Koyama, Hideto Ohnuma, Yutaka Shionoiri, Shou Nagao
-
Patent number: 7230288Abstract: A solid-state image pickup device includes: a plurality of light receiving portions arranged in a matrix, and a vertical transfer register which is four-phase driven by first, second, third and fourth transfer electrodes of a three-layer structure. The vertical transfer register is provided for each of columns of the light receiving portions. The first and third transfer electrodes of the first layer are alternately arranged in a charge transfer direction, and the adjacent two of the first and third transfer electrodes extend in parallel to each other between the light receiving portions. With this solid-state image pickup device, the accumulated charge capacity of each transfer region composed of the adjacent transfer electrodes for two-phases is equalized and the area of the light receiving portion is increased irrespective of variations in processed dimension between the transfer electrodes.Type: GrantFiled: August 7, 2006Date of Patent: June 12, 2007Assignee: Sony CorporationInventors: Junji Yamane, Kunihiko Hikichi
-
Patent number: 7224028Abstract: In the fabrication of semiconductor devices such as active matrix displays, the need to pattern resist masks in photolithography increases the number of steps in the fabrication process and the time required to complete them and consequently represents a substantial cost. This invention provides a method for forming an impurity region in a semiconductor layer 303 by doping an impurity element into the semiconductor layer self-aligningly using as a mask the upper layer (a second conducting film 306) of a gate electrode formed in two layers. The impurity element is doped into the semiconductor layer through the lower layer of the gate electrode (a first conducting film 305), and through a gate insulating film 304. By this means, an LDD region 313 of a GOLD structure is formed in the semiconductor layer 303.Type: GrantFiled: October 8, 2004Date of Patent: May 29, 2007Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hideomi Suzawa, Koji Ono, Toru Takayama
-
Patent number: 7211458Abstract: A method of fabricating a semiconductor device includes forming a strained first semiconductor layer on an insulating layer that is between second semiconductor layers. The strained first semiconductor layer may be epitaxially grown from the second semiconductor layers to extend onto the insulating layer between the second semiconductor layers. The second semiconductor layers have a lattice constant that is different than that of the first semiconductor layer, such that strain may be created in the first semiconductor layer. Related devices are also discussed.Type: GrantFiled: August 8, 2005Date of Patent: May 1, 2007Assignee: North Carolina State UniversityInventors: Mehmet Ozturk, Veena Misra, Saurabh Chopra
-
Patent number: 7187019Abstract: Disclosed is a solid state image pickup device including a Si substrate, a conductive pattern such as transfer-accumulation electrodes and a buffer wiring formed above the Si substrate, an insulating film provided above the Si substrate in the state of covering the conductive pattern, and a shunt wiring composed of a metallic pattern formed above the insulating film in the state of being connected to the buffer wiring via a contact window formed in the insulating film. The portion of the shunt wiring in the vicinity of the bottom surface of the contact window contains at least one of silicon metal oxide or silicon metal nitride.Type: GrantFiled: July 11, 2005Date of Patent: March 6, 2007Assignee: Sony CorporationInventor: Yasushi Maruyama
-
Patent number: 7176138Abstract: A method for forming a divot free nitride lined shallow trench isolation (STI) feature including providing a substrate including an STI trench extending through an uppermost hardmask layer into a thickness of the substrate exposing the substrate portions; selectively forming a first insulating layer lining the STI trench over said exposed substrate portions only; backfilling the STI trench with a second insulating layer; planarizing the second insulating layer; and, carrying out a wet etching process to remove the uppermost hardmask layer.Type: GrantFiled: October 21, 2004Date of Patent: February 13, 2007Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chien-Hao Chen, Vincent S. Chang, Ji-Yi Yang, Chia-Lin Chen, Tze-Liang Lee
-
Patent number: 7173294Abstract: The CCD image sensor addresses the problem of noise, due to background charge generated by Compton scattering of gamma rays. In applications, in which an imager must operate in a high-radiation environment, such background noise reduces the video signal/noise. This imager reduces the amount of charge collected from Compton events, while giving up very little sensitivity to photons in the visible/near IR.Type: GrantFiled: December 6, 2004Date of Patent: February 6, 2007Assignee: The United States of America as represented by the Secretary of the Air ForceInventors: Barry E. Burke, Robert K. Reich
-
Patent number: 7148524Abstract: A solid-state imaging device including a plurality of light receiving sections; a pixel area vertical transfer register section for transferring, column by column, charges generated by the plurality of light receiving sections; a dummy area vertical transfer register section for transferring, column by column in the vertical direction, the charges which have been transferred by the pixel area vertical transfer register section, the dummy area vertical transfer register section providing a control such that the transfer of the charges of at least one of the plurality of columns is performed in the same manner as the charges in the other columns in one case, and in a different manner from the transfer of the charges in the other columns in another case; and a horizontal transfer register section for transferring, in a horizontal direction, the charges which have been transferred from the dummy area vertical transfer register section.Type: GrantFiled: July 15, 2004Date of Patent: December 12, 2006Assignee: Sharp Kabushiki KaishaInventor: Takehiko Ozumi
-
Patent number: 7139023Abstract: A solid-state image sensor has a readout architecture that incorporates charge multiplier cells into a horizontal register of a CCD image sensor, and includes a first CCD register adjacent to at least a second CCD register and coupled to the said first register through a charge overflow barrier. A high Dynamic Range readout system results in which the DR is not restricted by the voltage swing limitations on the charge detection node. As the charge is multiplied, the horizontal register structure increases in width and more charge multiplication gates are added per stage. A charge overflow region follows the charge multiplier. In this region the amount of charge that exceeds a certain predetermined threshold is split off into another register. A detection node that has different conversion sensitivity may terminate this register. The process of charge overflow and splitting off may continue for more than two steps.Type: GrantFiled: March 12, 2001Date of Patent: November 21, 2006Assignee: Texas Instruments IncorporatedInventor: Jaroslav Hynecek
-
Patent number: 7105872Abstract: The invention provides a thin film semiconductor element and a method of manufacturing the same to achieve lowering the resistance of gate electrodes, lowering the capacitance of source electrodes, and enhancing etching characteristics. The thin film semiconductor element can include a semiconductor film provided on a substrate, source and drain electrodes connected to the semiconductor film, and a gate electrode provided on the semiconductor film with an insulating film interposed therebetween. The film thickness of the source and drain electrodes can be smaller than the film thickness of the gate electrode.Type: GrantFiled: June 29, 2004Date of Patent: September 12, 2006Assignee: Seiko Epson CorporationInventor: Tatsuya Onizuka
-
Patent number: 7102679Abstract: In an image scanner, multiple exposures are used for each scan line, and only part of the pixels for each scan line are used for each exposure. For example, with two exposures, half the pixels may be used for the first exposure, and half for the second exposure. For each exposure, half of the charges are shifted out rapidly and discarded, without waiting for the A/D conversion time. As a result, for each exposure, the time required to empty the charge shift register is greatly reduced, reducing the thermal noise for all pixels.Type: GrantFiled: April 25, 2000Date of Patent: September 5, 2006Assignee: Hewlett-Packard Development Company, LP.Inventors: Kurt Spears, Edward S Beeman, James C Albritton-McDonald
-
Patent number: 7102180Abstract: A charge storage capacitor which is connected to various light sensitive and/or electrical elements of a CMOS imager, as well as methods of formation, are disclosed. The charge storage capacitor may be formed entirely over a field oxide region of the CMOS imager, entirely over an active area of a pixel sensor cell, or partially over a field oxide region and partially over an active pixel area of a pixel sensor cell.Type: GrantFiled: June 24, 2005Date of Patent: September 5, 2006Assignee: Micron Technology, Inc.Inventors: Howard Rhodes, Jeff McKee
-
Patent number: 7071502Abstract: It is known to bring the surface into the inverted state in CCD imaging devices with buried channels during the integration period in order to keep the dark current low (All Gates Pinning). A desired potential profile, with wells in which the charge is integrated bounded by potential barriers, is obtained through, e.g. a doping profile in the channel. Line-shaped constrictions in the thickness or the doping concentration of the well enable charge-reset and function also as an anti-blooming barrier. In a charge coupled device according to the invention, the line-shaped constrictions in the thickness or the doping concentration of the second layer run perpendicular to the length direction of the channel and parallel to the gates and at least one line shaped constriction is positioned below each series of gates. In this way, an increased charge storage capacity and optical sensitivity are obtained while electronic shutter functionality is maintained.Type: GrantFiled: June 18, 2004Date of Patent: July 4, 2006Assignee: Dalsa CorporationInventors: Jan Theodoor Jozef Bosiers, Agnes Catherina Maria Kleimann
-
Patent number: 7071501Abstract: An image sensor is disclosed where individual photo diodes of the respective unit cells separated by an element isolating layer are physically integrated into a single large scale pixel formed widely on a semiconductor substrate so as to hold the pixels in common. A pixel separation pattern is additionally formed on a portion of the large scale photo diode formed so as to electrically separate them. An optimization of the light receiving area of the photo diode, a minimization of the intrusion area of an element isolating layer, and so on are achieved, so that the photo diode recovers an area occupied by an intrusion of the element isolating layer, thus maximizing the light receiving area in an optimal scale and easily preventing electrical impacts between the respective unit cells.Type: GrantFiled: December 30, 2003Date of Patent: July 4, 2006Assignee: DongbuAnam Semiconductor Inc.Inventor: James Jang
-
Patent number: 7002626Abstract: An image sensor includes pixels formed on a semiconductor substrate. Each pixel includes a photoactive region in the semiconductor substrate, a sense node, and a power supply node. A first electrode is disposed near a surface of the semiconductor substrate. A bias signal on the first electrode sets a potential in a region of the semiconductor substrate between the photoactive region and the sense node. A second electrode is disposed near the surface of the semiconductor substrate. A bias signal on the second electrode sets a potential in a region of the semiconductor substrate between the photoactive region and the power supply node.Type: GrantFiled: October 26, 2001Date of Patent: February 21, 2006Assignee: California Institute of TechnologyInventors: Bedabrata Pain, Chris Wrigley, Guang Yang, Orly Yadid-Pecht
-
Patent number: 6963092Abstract: A pixel of a semiconductor-based image detector includes a photodetector, at least one switching device serially connected to the photodetector and a bypass device interposed between the photodetector and a power supply voltage. Accordingly, even though excess charges may be generated in the photodetector, the excess charges flow into the power supply through the bypass device. Blooming can thereby be reduced or suppressed.Type: GrantFiled: May 21, 2003Date of Patent: November 8, 2005Assignee: Samsung Electronics Co., Ltd.Inventor: Seok-Ha Lee
-
Patent number: 6963371Abstract: The output voltages of dark pixels and optical black (OB) pixels are different between a row including a pixel which receives strong light and another row. An image formed upon receiving a strong light spot suffers whitish bands on the right and left of the spot. To solve this problem, this invention provides an image pickup apparatus including a pixel containing a photodiode which converts a photo-signal into a signal charge and accumulates the signal charge and an amplifier transistor which amplifies the signal charge accumulated in the photodiode, and a control element adapted to limit the output of the amplifier transistor so as to prevent the output from falling to below a determined voltage.Type: GrantFiled: February 15, 2001Date of Patent: November 8, 2005Assignee: Canon Kabushiki KaishaInventors: Katsuhito Sakurai, Toru Koizumi, Fumihiro Inui, Hiroki Hiyama, Masaru Fujimura, Tomoko Eguchi
-
Patent number: 6960796Abstract: A charge storage capacitor which is connected to various light sensitive and/or electrical elements of a CMOS imager, as well as methods of formation, are disclosed. The charge storage capacitor may be formed entirely over a field oxide region of the CMOS imager, entirely over an active area of a pixel sensor cell, or partially over a field oxide region and partially over an active pixel area of a pixel sensor cell.Type: GrantFiled: November 26, 2002Date of Patent: November 1, 2005Assignee: Micron Technology, Inc.Inventors: Howard Rhodes, Jeff McKee
-
Patent number: 6960817Abstract: A novel solid-state imaging device is provided which has a first color picture cell array containing picture cells having a photo-electric converting element for converting incident light to electric signals arranged two-dimensionally, and a second color picture cell array containing picture cells having a photo-electric converting element for converting incident light to electric signals arranged two-dimensionally, placed in juxtaposition, on a substrate. The solid-state imaging device is characterized in that a common well is provided to be common to the first color picture cell array and the second color picture cell array. A well-wiring and a well-contact may be provided as necessary between the first color picture cell array and the second color picture cell array.Type: GrantFiled: April 19, 2001Date of Patent: November 1, 2005Assignee: Canon Kabushiki KaishaInventors: Masanori Ogura, Hidekazu Takahashi
-
Patent number: 6909126Abstract: An imager cell includes a photoreceptor, a sense node, and a pinned transfer gate. The pinned transfer gate is tied to the same potential of a substrate of the imager cell and is disposed between the photoreceptor and the sense node in order to transfer charge between the photoreceptor and the sense node. The imager further includes a reset transistor disposed to reset the sense node, and an output amplifier coupled to the sense node. Control circuitry supplies a photoreceptor readout clock to the photoreceptor. The readout clock includes an integration period and a transfer period. According to various embodiments of the invention, the imager cell provides improved noise performance, selective charge capacities, and improved blue light response beyond that of conventional imager cells.Type: GrantFiled: January 24, 2002Date of Patent: June 21, 2005Assignee: ESS Technology, Inc.Inventor: Jim Janesick
-
Patent number: 6891209Abstract: DRAM trench capacitors formed by, inter alia, deposition of conductive material into a trench or doping the semiconductor region in which the trench is defined.Type: GrantFiled: August 13, 2002Date of Patent: May 10, 2005Assignee: AmberWave Systems CorporationInventors: Mayank Bulsara, Matthew T. Currie, Anthony J. Lochtefeld
-
Patent number: 6888122Abstract: A cascaded imaging storage system for a pixel is disclosed for improving intrascene dynamic range. Charges accumulated in a first capacitor spill over into a second capacitor when a charge storage capacity of the first capacitor is exceeded. A third capacitor may also be provided such that charges accumulated by said second capacitor spill over into the third capacitor when the charge storage capacity of the second capacitor is exceeded.Type: GrantFiled: August 29, 2002Date of Patent: May 3, 2005Assignee: Micron Technology, Inc.Inventor: Eric R. Fossum
-
Patent number: 6888214Abstract: Isolation methods and devices for isolating regions of a semiconductor device. The isolation method and structure include forming an isolating trench in an active area and filling the trench with a doped conductive material containing silicon. Suitable conductive materials containing silicon include polysilicon and silicon-germanium. There is also provided a method and structure for isolating the regions by providing a trench in an active area of a substrate, growing an epitaxial layer in the trench to fill the trench or to partially fill the trench and depositing an insulating material over the epitaxial layer and within the trench to completely fill the trench.Type: GrantFiled: November 12, 2002Date of Patent: May 3, 2005Assignee: Micron Technology, Inc.Inventors: Chandra Mouli, Howard Rhodes