Vertical Transistor Patents (Class 257/302)
-
Patent number: 7948021Abstract: A semiconductor memory includes a memory cell array area provided with first and second memory cells and having a first active area and a first element isolation area constituting a line & space structure, and having a floating gate electrode and a control gate electrode in the first active area, a word line contact area adjacent to the memory cell array area and having a second active area, first and second word lines with a metal silicide structure, functioning respectively as the control gate electrodes of the first and second memory cells and arranged to straddle the memory cell array area and the word line contact area. A dummy gate electrode is arranged just below the first and second word lines in the second active area.Type: GrantFiled: April 23, 2008Date of Patent: May 24, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Hideaki Maekawa
-
Patent number: 7947603Abstract: A chemical-mechanical polishing process for forming a conductive interconnect includes the steps of providing a semiconductor substrate having a first conductive line thereon, and then forming at least one dielectric layer over the substrate and the first conductive line. Next, a chemical-mechanical polishing method is used to polish the surface of the dielectric layer. Thereafter, a cap layer is formed over the polished dielectric layer. The method of forming the cap layer includes depositing silicon oxide using a chemical vapor deposition method with silicane (SiH.sub.4) or tetra-ethyl-ortho-silicate (TEOS) as the main reactive agent. Alternatively, the cap layer can be formed by depositing silicon nitride using a chemical vapor deposition method with silicane or silicon dichlorohydride (SiH.sub.2Cl.sub.2) as the main reactive agent.Type: GrantFiled: December 28, 2007Date of Patent: May 24, 2011Assignee: United Microelectronics Corp.Inventors: Kun-Lin Wu, Meng-Jin Tsai
-
Patent number: 7939872Abstract: A multi-dielectric film including at least one first dielectric film that is a composite film made of zirconium-hafnium-oxide and at least one second dielectric film that is a metal oxide film made of amorphous metal oxide. Adjacent ones of the dielectric films are made of different materials.Type: GrantFiled: March 28, 2008Date of Patent: May 10, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-Cheol Lee, Sang-Yeol Kang, Ki-Vin Lim, Hoon-Sang Choi, Eun-Ae Chung
-
Patent number: 7936000Abstract: A vertical transistor having a wrap-around-gate and a method of fabricating such a transistor. The wrap-around-gate (WAG) vertical transistors are fabricated by a process in which source, drain and channel regions of the transistor are automatically defined and aligned by the fabrication process, without photolithographic patterning.Type: GrantFiled: April 2, 2009Date of Patent: May 3, 2011Assignee: Micron Technology, Inc.Inventors: Sanh D. Tang, Robert J. Burke, Anand Srinivasan
-
Patent number: 7936021Abstract: In a fin field effect transistor (Fin FET) and a method of manufacturing the Fin FET, the Fin FET includes an active pattern inside which insulating layer patterns are formed, an isolation layer pattern enclosing a sidewall of the active pattern such that an opening exposing a sidewall of the active pattern located between the insulating layer patterns is formed, a gate electrode formed on the active pattern to fill the opening, impurity regions formed at portions of the active pattern adjacent to sidewalls of the gate electrode, an insulating interlayer covering the active pattern and the gate electrode and contact plugs formed through portions of the insulating interlayer and the active pattern adjacent to the sidewalls of the gate electrode such that the contact plug makes contact with the impurity region.Type: GrantFiled: October 23, 2007Date of Patent: May 3, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Chang-Hoon Jeon, Satoru Yamada, Sang-Yeon Han, Jong-Man Park, Si-Ok Sohn
-
Patent number: 7935998Abstract: A structure and method of forming a body contact for a semiconductor-on-insulator trench device. The method including: forming set of mandrels on a top surface of a substrate, each mandrel of the set of mandrels arranged on a different corner of a polygon and extending above the top surface of the substrate, a number of mandrels in the set of mandrels equal to a number of corners of the polygon; forming sidewall spacers on sidewalls of each mandrel of the set of mandrels, sidewalls spacers of each adjacent pair of mandrels merging with each other and forming a unbroken wall defining an opening in an interior region of the polygon, a region of the substrate exposed in the opening; etching a contact trench in the substrate in the opening; and filling the contact trench with an electrically conductive material to form the contact.Type: GrantFiled: March 24, 2008Date of Patent: May 3, 2011Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Ramachandra Divakaruni
-
Publication number: 20110089476Abstract: In one embodiment, a transistor fabricated on a semiconductor die includes a first section of transistor segments disposed in a first area of the semiconductor die, and a second section of transistor segments disposed in a second area of the semiconductor die adjacent the first area. Each of the transistor segments in the first and second sections includes a pillar of a semiconductor material that extends in a vertical direction. First and second dielectric regions are disposed on opposite sides of the pillar. First and second field plates are respectively disposed in the first and second dielectric regions. Outer field plates of transistor segments adjoining first and second sections are either separated or partially merged.Type: ApplicationFiled: November 1, 2010Publication date: April 21, 2011Applicant: Power Integrations, Inc.Inventors: Vijay Parthasarathy, Sujit Banerjee, Martin H. Manley
-
Patent number: 7928490Abstract: A vertical transistor including a substrate, a gate, a base line and a gate dielectric layer is provided. The substrate includes a pillar protruding out of a surface of the substrate. The pillar includes a first doped region, a channel region and a second doped region from bottom to top. The gate is disposed on a sidewall at one side of the channel region. The base line is disposed on a sidewall at the other side of the channel region and not contacted with the gate. The gate dielectric layer is disposed between the gate and the channel region.Type: GrantFiled: February 9, 2009Date of Patent: April 19, 2011Assignee: Nanya Technology CorporationInventor: Jung-Hua Chen
-
Patent number: 7928506Abstract: The semiconductor device comprises a word line and a bit line. The word line comprises a gate electrode and a first metal interconnect. The first metal interconnect has contact with the gate electrode and extends into a region upper than a first impurity-diffused region in a first direction. The bit line comprises a connecting part and a second metal interconnect. The connecting part is formed so as to have contact with at least part of the side surface of the first impurity-diffused region. The second metal interconnect has contact with the connecting part and extends into a region lower than the semiconductor region in a second direction orthogonal to the first direction.Type: GrantFiled: January 27, 2009Date of Patent: April 19, 2011Assignee: Elpida Memory, Inc.Inventor: Hiroyuki Fujimoto
-
Patent number: 7923320Abstract: Silicon carbide metal-oxide semiconductor field effect transistors (MOSFETs) may include an n-type silicon carbide drift layer, a first p-type silicon carbide region adjacent the drift layer and having a first n-type silicon carbide region therein, an oxide layer on the drift layer, and an n-type silicon carbide limiting region disposed between the drift layer and a portion of the first p-type region. The limiting region may have a carrier concentration that is greater than the carrier concentration of the drift layer. Methods of fabricating silicon carbide MOSFET devices are also provided.Type: GrantFiled: February 21, 2007Date of Patent: April 12, 2011Assignee: Cree, Inc.Inventor: Sei-Hyung Ryu
-
Patent number: 7924356Abstract: An electrooptical device includes a substrate having pixel regions arranged in a matrix, pixel electrodes disposed in the pixel regions of the substrate, switching elements disposed between the pixel regions of the substrate and electrically connected to the pixel electrodes, capacitors disposed between the pixel regions of the substrate to hold electrical charge on the pixel electrodes, wiring disposed between the pixel regions of the substrate, and grooves disposed in a surface of the substrate so as to extend between the pixel regions thereof. The capacitors each include a first capacitor electrode, an insulating film, and a second capacitor electrode. The wiring includes data lines and scanning lines corresponding to the switching elements. The capacitors are at least partially disposed in the grooves.Type: GrantFiled: December 28, 2006Date of Patent: April 12, 2011Assignee: Seiko Epson CorporationInventors: Shunji Kamijima, Teiichiro Nakamura
-
Patent number: 7923329Abstract: A method for manufacturing a semiconductor device includes forming a spin-on-carbon (SOC) film that facilitates a low temperature baking process, can prevent collapse of vertical transistors while forming a bit line, thereby providing a more simple manufacturing method and improving manufacturing yields.Type: GrantFiled: June 26, 2008Date of Patent: April 12, 2011Assignee: Hynix Semiconductor Inc.Inventor: Keun Do Ban
-
Patent number: 7923332Abstract: A method for producing a semiconductor device, the method includes the steps of: forming a hard mask layer with a mask opening on a semiconductor substrate in which is formed a source region; forming a side wall mask on the side wall of the mask opening; forming a trench by using the side wall mask and the hard mask layer as a mask in such a way that the trench reaches the source region; removing the side wall mask; forming a gate electrode inside the mask opening and the trench, with a gate insulating film interposed thereunder; forming a side wall on the side wall of the gate electrode; and forming a drain region on the surface of the semiconductor substrate which is adjacent to the gate electrode.Type: GrantFiled: March 12, 2009Date of Patent: April 12, 2011Assignee: Sony CorporationInventor: Shinpei Yamaguchi
-
Patent number: 7915113Abstract: A method for manufacturing a semiconductor device including a vertical cell transistor structure may include forming a vertical cell transistor structure over a semiconductor substrate of a cell region; forming an insulating film over the vertical cell transistor structure; planarizing the insulating film to expose a hard mask film disposed at a top portion of the vertical cell transistor structure; and forming a storage node contact by removing the hard mask film.Type: GrantFiled: October 14, 2008Date of Patent: March 29, 2011Assignee: Hynix Semiconductor Inc.Inventors: Jin Soo Kim, Chang Moon Lim
-
Publication number: 20110068384Abstract: A semiconductor device includes: an isolation layer for defining a plurality of active areas of a substrate, where the isolation layer is disposed on the substrate; a plurality of buried word lines having upper surfaces that are lower than the upper surfaces of the active areas, being surrounded by the active areas, and extending in a first direction parallel to a main surface of the substrate; a gate dielectric film interposed between the buried word lines and the active areas; and a plurality of buried bit lines having upper surfaces that are lower than the upper surfaces of the plurality of buried word lines and extending parallel to the main surface of the substrate in a second direction that differs from the first direction.Type: ApplicationFiled: March 8, 2010Publication date: March 24, 2011Inventors: Hui-Jung Kim, Yong-Chul Oh, Hyun-Woo Chung, Hyun-Gi Kim, Kang-Uk Kim
-
Patent number: 7911315Abstract: A pressure sensor assembly configured for use with a catheter. In one illustrative embodiment, the pressure sensor assembly may include a multi-layer co-fired ceramic (MLCC) package. The MLCC package may include two or more ceramic layers that are co-fired together, with a cavity defined by at least some of the ceramic layers. At least one internal bond pad is provided within the cavity, and at least one external connection point is provided on the MLCC package exterior. A sensor, such as a pressure sensor, may be positioned and attached within the cavity. The sensor may be electrically connected to at least one of the internal bond pads. In some cases, a sealant may be used to encapsulate the sensor within the cavity. Once fabricated, the MLCC sensor assembly may be provided in a sensor lumen of a catheter.Type: GrantFiled: July 28, 2006Date of Patent: March 22, 2011Assignee: Honeywell International Inc.Inventor: Alistair D. Bradley
-
Patent number: 7902552Abstract: A semiconductor device includes a semiconductor substrate having an active region comprising a gate area, a bit line contact area and a storage node contact area. A recess is formed in the gate area and the bit line contact area. A gate is formed over the gate area and a portion of an isolation layer adjacent to the gate area. The gate includes a main gate in the gate area and a passing gate over the isolation layer. A first junction area is formed in the storage node contact area of the active region. A second junction area is formed in the bit line contact area of the active region. A first landing plug and a second landing plug are formed over the first junction area and the second junction area, respectively.Type: GrantFiled: June 1, 2007Date of Patent: March 8, 2011Assignee: Hynix Semiconductor Inc.Inventor: Woo Kyung Sun
-
Publication number: 20110049599Abstract: In Trench-Gate Fin-FET, in order that the advantage which is exerted in Fin-FET can be sufficiently taken even if a transistor becomes finer and, at the same time, decreasing of on-current can be suppressed by saving a sufficiently large contact area in the active region, a fin width 162 of a channel region becomes smaller than a width 161 of an active region.Type: ApplicationFiled: August 26, 2010Publication date: March 3, 2011Applicant: ELPIDA MEMORY, INC.Inventor: Hiroaki TAKETANI
-
Patent number: 7897997Abstract: A trench PT IGBT (or NPT IGBT) having clamp diodes for ESD protection and prevention of shortage among gate, emitter and collector. The clamp diodes comprise multiple back-to-back Zener Diode composed of doped regions in a polysilicon layer doped with dopant ions of a first conductivity type next to a second conductivity type disposed on an insulation layer above said semiconductor power device. Trench gates are formed underneath the contact areas of the clamp diodes as the buffer layer for prevention of shortage.Type: GrantFiled: April 15, 2009Date of Patent: March 1, 2011Assignee: Force Mos Technology Co., Ltd.Inventor: Fu-Yuan Hsieh
-
Patent number: 7898014Abstract: Semiconductor device structures with self-aligned doped regions and methods for forming such semiconductor device structures. The semiconductor structure comprises first and second doped regions of a first conductivity type defined in the semiconductor material of a substrate bordering a sidewall of a trench. An intervening region of the semiconductor material separates the first and second doped regions. A third doped region is defined in the semiconductor material bordering the sidewall of the trench and disposed between the first and second doped regions. The third doped region is doped to have a second conductivity type opposite to the first conductivity type. Methods for forming the doped regions involve depositing either a layer of a material doped with both dopants or different layers each doped with one of the dopants in the trench and, then, diffusing the dopants from the layer or layers into the semiconductor material bordering the trench sidewall.Type: GrantFiled: March 30, 2006Date of Patent: March 1, 2011Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Louis Lu-Chen Hsu, Jack Allan Mandelman
-
Publication number: 20110037111Abstract: The invention relates to a semiconductor device and a method of fabricating the same, wherein a storage node contact hole is made large to solve any problem caused during etching a storage node contact hole with a small CD, a landing plug is formed to lower plug resistance, and the SAC process is eliminated at the time of the bit line formation. A method of fabricating a semiconductor device according to the invention comprises: forming a device isolation film for defining a multiplicity of active regions in a semiconductor substrate; forming a multiplicity of buried word lines in the semiconductor substrate; forming a storage node contact hole for exposing a storage node contact region of two adjoining active regions; filling the storage node contact hole with a storage node contact plug material; forming a bit-line groove for exposing a bit-line contact region of the active region and splitting the storage node contact plug material into two; and burying the bit line into the bit-line groove.Type: ApplicationFiled: December 29, 2009Publication date: February 17, 2011Applicant: Hynix Semiconductor Inc.Inventors: Do Hyung KIM, Young Man Cho
-
Patent number: 7883962Abstract: A DRAM array having trench capacitor cells of potentially 4F2 surface area (F being the photolithographic minimum feature width), and a process for fabricating such an array. The array has a cross-point cell layout in which a memory cell is located at the intersection of each bit line and each word line. Each cell in the array has a vertical device such as a transistor, with the source, drain, and channel regions of the transistor being formed from epitaxially grown single crystal silicon. The vertical transistor is formed above the trench capacitor.Type: GrantFiled: August 2, 2010Date of Patent: February 8, 2011Assignee: Micron Technology, Inc.Inventor: Wendell P. Noble
-
Publication number: 20110024815Abstract: A method for fabricating a semiconductor apparatus including a buried gate removes factors deteriorating the operational reliability of the semiconductor device such as the electrical connection between a contact and a word line, and increases a processing margin when forming the contact disposed on a source/drain region. The method includes forming a recess in a semiconductor substrate, forming a gate in a lower portion of the recess, forming a first insulation layer over the gate, growing silicon over the first insulation layer in the recess, and depositing a second insulation layer over the semiconductor substrate and in the remaining portion of the recess.Type: ApplicationFiled: December 30, 2009Publication date: February 3, 2011Applicant: Hynix Semiconductor Inc.Inventor: Han Nae KIM
-
Publication number: 20110012193Abstract: A semiconductor device includes: a semiconductor substrate; a silicon pillar provided perpendicularly to a main surface of the semiconductor substrate; a gate dielectric film that covers a portion of a side surface of the silicon pillar; an insulator pillar that covers remaining portions of the side surface of the silicon pillar; a gate electrode that covers the silicon pillar via the gate dielectric film and the insulator pillar; an interlayer dielectric film provided above the silicon pillar, the gate dielectric film, the insulator pillar, and the gate electrode; and a gate contact plug embedded in a contact hole provided in the interlayer dielectric film, and in contact with the gate electrode and the insulator pillar. A film thickness of the insulator pillar in a lateral direction is thicker than a film thickness of the gate dielectric film in a lateral direction.Type: ApplicationFiled: July 8, 2010Publication date: January 20, 2011Inventor: Kazuhiro Nojima
-
Patent number: 7863674Abstract: In one aspect, the present invention teaches a multiple-gate transistor 130 that includes a semiconductor fin 134 formed in a portion of a bulk semiconductor substrate 132. A gate dielectric 144 overlies a portion of the semiconductor fin 134 and a gate electrode 146 overlies the gate dielectric 144. A source region 138 and a drain region 140 are formed in the semiconductor fin 134 oppositely adjacent the gate electrode 144. In the preferred embodiment, the bottom surface 150 of the gate electrode 146 is lower than either the source-substrate junction 154 or the drain-substrate junction 152.Type: GrantFiled: December 26, 2006Date of Patent: January 4, 2011Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yee-Chia Yeo, Fu-Liang Yang, Chenming Hu
-
Patent number: 7863643Abstract: A memory cell device having a vertical channel and a double gate structure is provided. More specifically, a memory cell device having a vertical channel and a double gate structure is characterized by having a pillar active region with a predetermined height, which is including a first semiconductor layer forming a first source/drain region, a second semiconductor layer being placed under the first semiconductor layer with a predetermined distance and forming a second source/drain region, and a third semiconductor layer forming a body region and a channel region between the first semiconductor layer and the second semiconductor layer, and therefore, there is no need for unnecessary contacts when it is used as a unit cell for any type of memory array, not to speak of NOR type flash memory array. And the present invention makes to program/erase more effectively and increase the read speed and the amount of sensing current.Type: GrantFiled: September 20, 2007Date of Patent: January 4, 2011Assignee: Seoul National University Industry FoundationInventors: Byung Gook Park, Il Han Park
-
Patent number: 7858478Abstract: A method for producing an integrated circuit including a trench transistor and an integrated circuit is disclosed.Type: GrantFiled: February 23, 2010Date of Patent: December 28, 2010Assignee: Infineon Technologies Austria AGInventor: Franz Hirler
-
Patent number: 7859026Abstract: A semiconductor device and methods for its fabrication are provided. The semiconductor device comprises a trench formed in the semiconductor substrate and bounded by a trench wall extending from the semiconductor surface to a trench bottom. A drain region and a source region, spaced apart along the length of the trench, are formed along the trench wall, each extending from the surface toward the bottom. A channel region is formed in the substrate along the trench wall between the drain region and the source region and extending along the length of the trench parallel to the substrate surface. A gate insulator and a gate electrode are formed overlying the channel.Type: GrantFiled: March 16, 2006Date of Patent: December 28, 2010Assignee: Spansion LLCInventor: William A. Ligon
-
Patent number: 7859037Abstract: In one embodiment, a transistor fabricated on a semiconductor die is arranged into sections of elongated transistor segments. The sections are arranged in rows and columns substantially across the semiconductor die. Adjacent sections in a row or a column are oriented such that the length of the transistor segments in a first one of the adjacent sections extends in a first direction, and the length of the transistor segments in a second one of the adjacent sections extends in a second direction, the first direction being substantially orthogonal to the second direction. It is emphasized that this abstract is provided to comply with the rules requiring an abstract that will allow a searcher or other reader to quickly ascertain the subject matter of the technical disclosure.Type: GrantFiled: February 16, 2007Date of Patent: December 28, 2010Assignee: Power Integrations, Inc.Inventors: Vijay Parthasarathy, Sujit Banerjee, Martin H. Manley
-
Patent number: 7851842Abstract: A method of fabricating a vertical channel transistor for a semiconductor device includes forming, on a substrate, a plurality of active pillars each having a gate electrode formed on and surrounding a lower portion thereof; forming a first insulation layer over the active pillars to fill a gap region between the active pillars; partially removing the first insulation layer to exposes a circumferential surface of the gate electrode in all directions, without exposing the substrate in the gap region between the active pillars; forming a conductive layer on the remaining first insulation layer to fill the gap region between the active pillars; and patterning the conductive layer to form a word line that surrounds and contacts the circumferential surface of the gate electrode in all directions.Type: GrantFiled: July 23, 2010Date of Patent: December 14, 2010Assignee: Hynix Semiconductor Inc.Inventor: Yun-Seok Cho
-
Patent number: 7847329Abstract: A vertical MOSFET transistor is formed in a body of semiconductor material having a surface. The transistor includes a buried conductive region of a first conductivity type; a channel region of a second conductivity type, arranged on top of the buried conductive region; a surface conductive region of the first conductivity type, arranged on top of the channel region and the buried conductive region; a gate insulation region, extending at the sides of and contiguous to the channel region; and a gate region extending at the sides of and contiguous to the gate insulation region.Type: GrantFiled: April 26, 2006Date of Patent: December 7, 2010Inventors: Fabio Pellizzer, Agostino Pirovano
-
Patent number: 7838907Abstract: In a semiconductor device in which a diode and a high electron mobility transistor are incorporated in the same semiconductor chip, a compound semiconductor layer of the high electron mobility transistor is formed on a main surface (first main surface) of a semiconductor substrate of the diode, and an anode electrode of the diode is electrically connected to an anode region via a conductive material embedded in a via hole (hole) reaching a p+ region which is the anode region of the main surface of the semiconductor substrate from a main surface of the compound semiconductor layer.Type: GrantFiled: June 19, 2008Date of Patent: November 23, 2010Assignee: Renesas Electronics CorporationInventor: Masaki Shiraishi
-
Patent number: 7838360Abstract: A memory array with staggered local data/bit lines extending generally in a first direction formed in an upper surface of a substrate and memory cell access transistors extending generally upward and aligned generally atop a corresponding local data/bit line. Selected columns of the memory cell access transistors are sacrificed to define local data/bit access transistors which are interconnected with overlying low resistance global data/bit lines. The global data/bit lines provide selectable low resistance paths between memory cells and sense amplifiers. The sacrificed memory cell access transistors and staggered local data/bit lines provide increased footprints for sense amplifiers to facilitate increased circuit integration.Type: GrantFiled: February 27, 2009Date of Patent: November 23, 2010Assignee: Micron Technology, Inc.Inventor: Leonard Forbes
-
Patent number: 7829942Abstract: A first transfer transistor includes a first diffusion layer connected to a first bit line, and a second diffusion layer connected to a first storage node, the first diffusion layer is provided in a substrate, the second diffusion layer is provided in a bottom part of a recess provided in the substrate, a channel region of the first transfer transistor is offset with respect to the second diffusion layer toward the first storage node, and the offset part functions as a resistor.Type: GrantFiled: January 17, 2008Date of Patent: November 9, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Atsushi Kawasumi, Tetsu Morooka
-
Patent number: 7829883Abstract: Carbon nanotube field effect transistors, arrays of carbon nanotube field effect transistors, device structures, and arrays of device structures. A stacked device structure includes a gate electrode layer and catalyst pads each coupled electrically with a source/drain contact. The gate electrode layer is divided into multiple gate electrodes and at least one semiconducting carbon nanotube is synthesized by a chemical vapor deposition process on each of the catalyst pads. The gate electrode has a sidewall covered by a gate dielectric and at least one semiconducting carbon nanotube adjacent to the sidewall of the gate electrode. Source/drain contacts are electrically coupled with opposite ends of the semiconducting carbon nanotube to complete the device structure. Multiple device structures may be configured either as a memory circuit or as a logic circuit.Type: GrantFiled: February 12, 2004Date of Patent: November 9, 2010Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Mark Charles Hakey, Steven John Holmes, David Vaclav Horak, Charles William Koburger, III, Peter H. Mitchell, Larry Alan Nesbit
-
Publication number: 20100276741Abstract: A method of forming a buried digit line is disclosed. Sacrificial spacers are formed along the sidewalls of an isolation trench, which is then filled with a sacrificial material. One spacer is masked while the other spacer is removed and an etch step into the substrate beneath the removed spacer forms an isolation window. Insulating liners are then formed along the sidewalls of the emptied trench, including into the isolation window. A digit line recess is then formed through the bottom of the trench between the insulating liners, which double as masks to self-align this etch. The digit line recess is then filled with metal and recessed back, with an optional prior insulating element deposited and recessed back in the bottom of the recess.Type: ApplicationFiled: July 14, 2010Publication date: November 4, 2010Applicant: MICRON TECHNOLOGY, INC.Inventor: David H. Wells
-
Patent number: 7824969Abstract: Disclosed herein is a tunneling fin field effect transistor comprising a fin disposed on a box layer disposed in a wafer; the wafer comprising a silicon substrate and a buried oxide layer. The fin comprises a silicide body that comprises a first silicide region and a second silicide region and forms a short between N and P doped regions. The silicide body is disposed on a surface of the buried oxide layer. A tunneling device disposed between the first silicide region and the second silicide region; the tunneling device comprising a first P-N junction. A gate electrode is further disposed around the fin; the gate electrode comprising a second P-N junction, and a third silicide region; the third silicide region forming a short between N and P doped regions in the gate electrode.Type: GrantFiled: January 23, 2008Date of Patent: November 2, 2010Assignee: International Business Machines CorporationInventor: Huilong Zhu
-
Publication number: 20100264478Abstract: A method is provided that includes forming a trench isolation structure in a dynamic random memory region (DRAM) of a substrate and patterning an etch mask over the trench structure to expose a portion of the trench structure. A portion of the exposed trench structure is removed to form a gate trench that includes a first corner formed by the substrate and a second corner formed by the trench structure. The etch mask is removed and the first corner of the gate trench is rounded to form a rounded corner. This is followed by the formation of an oxide layer over a sidewall of the gate trench, the first rounded corner, and the semiconductor substrate adjacent the gate trench. The trench is filled with a gate material.Type: ApplicationFiled: October 31, 2007Publication date: October 21, 2010Applicant: Agere Systems Inc.Inventors: Nace M. Rossi, Ranbir Singh, Xiaojun Yuan
-
Patent number: 7816756Abstract: A power semiconductor device includes: a second semiconductor layer of the first conductivity type and a third semiconductor layer of a second conductivity type formed on a first semiconductor layer and alternately arranged along at least one direction parallel to an upper face of the first semiconductor layer; a fourth semiconductor layer of the second conductivity type selectively formed in an upper face of the second and third semiconductor layers; and a control electrode formed above the second, third and fourth semiconductor layers via a gate insulating film. The control electrode includes: first portions periodically arranged along a first direction selected from arranging directions of the third semiconductor layer, the third semiconductor layer has a shortest arrangement period in the first direction, and second portions periodically arranged along a second direction, the second direction being parallel to the upper face of the first semiconductor layer and crossing the first direction.Type: GrantFiled: March 29, 2007Date of Patent: October 19, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Wataru Saito
-
Patent number: 7816720Abstract: A trench MOSFET structure having improved avalanche capability is disclosed, wherein the source region is formed by performing source Ion Implantation through contact open region of a thick contact interlayer, and further diffused to optimize a trade-off between Rds and the avalanche capability. Thus, only three masks are needed in fabrication process, which are trench mask, contact mask and metal mask. Furthermore, said source region has a doping concentration along channel region lower than along contact trench region, and source junction depth along channel region shallower than along contact trench, and source doping profile along surface of epitaxial layer has Gaussian-distribution from trenched source-body contact to channel region.Type: GrantFiled: July 8, 2009Date of Patent: October 19, 2010Assignee: Force Mos Technology Co., Ltd.Inventor: Fu-Yuan Hsieh
-
Patent number: 7812388Abstract: A trench capacitor and method of forming a trench capacitor. The trench capacitor including: a trench in a single-crystal silicon substrate, a conformal dielectric liner on the sidewalls and the bottom of the trench; an electrically conductive polysilicon inner plate filling regions of the trench not filled by the liner; an electrically conductive doped outer plate in the substrate surrounding the sidewalls and the bottom of the trench; a doped silicon region in the substrate; a first electrically conductive metal silicide layer on a surface region of the doped silicon region exposed at the top surface of the substrate; a second electrically conductive metal silicide layer on a surface region of the inner plate exposed at the top surface of the substrate; and an insulating ring on the top surface of the substrate between the first and second metal silicide layers.Type: GrantFiled: June 25, 2007Date of Patent: October 12, 2010Assignee: International Business Machines CorporationInventors: Timothy Wayne Kemerer, Robert Mark Rassel, Steven M Shank, Francis Roger White
-
Patent number: 7808029Abstract: A mask structure and process for forming trenches in a silicon carbide or other wafer, and for implanting impurities into the walls of the trenches using the same mask where the mask includes a thin aluminum layer and a patterned hard photoresist mask. A thin LTO oxide may be placed between the metal layer and the hard photoresist mask.Type: GrantFiled: April 23, 2007Date of Patent: October 5, 2010Assignee: Siliconix Technology C.V.Inventors: Luigi Merlin, Giovanni Richieri, Rossano Carta
-
Patent number: 7808038Abstract: A monolithic, three dimensional NAND string includes a first memory cell located over a second memory cell. A semiconductor active region of the first memory cell is a first pillar having a square or rectangular cross section when viewed from above, the first pillar being a first conductivity type semiconductor region located between second conductivity type semiconductor regions. A semiconductor active region of the second memory cell is a second pillar having a square or rectangular cross section when viewed from above, the second pillar located under the first pillar, the second pillar being a first conductivity type semiconductor region located between second conductivity type semiconductor regions. One second conductivity type semiconductor region in the first pillar contacts one second conductivity type semiconductor region in the second pillar.Type: GrantFiled: March 27, 2007Date of Patent: October 5, 2010Assignee: SanDisk 3D LLCInventors: Nima Mokhlesi, Roy Scheuerlein
-
Publication number: 20100237408Abstract: A recessed channel transistor includes an isolation layer provided in a semiconductor substrate to define an active region. A trench is provided in the semiconductor substrate to extend across the active region. A gate insulation layer covers a sidewall and a bottom face of the trench and an upper face of the semiconductor substrate adjacent to an upper edge of the trench, wherein a portion of the gate insulation layer on the upper surface of the semiconductor substrate adjacent to the upper edge of the trench and on the sidewall of the trench extending to a first distance downwardly from the upper edge of the trench has a thickness greater than that of a portion of the gate insulation layer on the remaining sidewall and the bottom face of the trench. A gate electrode fills up the trench having the gate insulation layer formed therein.Type: ApplicationFiled: March 10, 2010Publication date: September 23, 2010Applicant: Samsung Electronics Co., Ltd.Inventor: Jin-Woo Lee
-
Patent number: 7800152Abstract: A method is provided for producing a fin structure on a semiconductor substrate using a thin SiGe layer to produce a void between a silicon substrate and a silicon fin portion. A fin structure produced by such a method is also provided.Type: GrantFiled: August 7, 2007Date of Patent: September 21, 2010Assignee: International Business Machines CorporationInventors: Huilong Zhu, Bruce B. Doris
-
Patent number: 7795661Abstract: The present invention relates to a semiconductor device that contains at least one trench capacitor and at least one vertical transistor, and methods for forming such a semiconductor device. Specifically, the trench capacitor is located in a semiconductor substrate and comprises an outer electrode, an inner electrode, and a node dielectric layer located between the outer electrode and the inner electrode. The vertical transistor is located over the trench capacitor and comprises a source region, a drain region, a channel region, a gate dielectric, and a gate electrode. The channel region of the vertical transistor is located in a tensilely or compressively strained semiconductor layer that is oriented perpendicularly to a surface of the semiconductor substrate. Preferably, the tensilely or compressively strained semiconductor layer is embedded in an insulator structure, so that the vertical transistor has a semiconductor-on-insulator (SOI) configuration.Type: GrantFiled: March 7, 2006Date of Patent: September 14, 2010Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Jack A. Mandelman
-
Patent number: 7785959Abstract: A method is provided for fabricating a multi-port memory in which a plurality of parallel connected capacitors are in a cell. A plurality of trench capacitors are formed which have capacitor dielectric layers extending along walls of the plurality of trenches, the plurality of trench capacitors having first capacitor plates and second capacitor plates opposite the capacitor dielectric layers from the first capacitor plates. The first capacitor plates are conductively tied together and the second capacitor plates are conductively tied together. In this way, the first capacitor plates are adapted to receive a same variable voltage and the second capacitor plates are adapted to receive a same fixed voltage.Type: GrantFiled: December 16, 2008Date of Patent: August 31, 2010Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Ramachandra Divakaruni, Jack A. Mandelman, Carl J. Radens, Geng Wang
-
Patent number: 7781817Abstract: A semiconductor structure, a fabrication method, and a design structure of the same. The semiconductor structure includes (i) a semiconductor substrate which includes a top substrate surface perpendicular to the top substrate surface, (ii) a control gate electrode region and a first semiconductor body region on the semiconductor substrate, and (iii) a second semiconductor body region on the first semiconductor body region. The semiconductor structure further includes (i) a first gate dielectric region sandwiched between the first semiconductor body region and the control gate electrode region and (ii) a second gate dielectric region sandwiched between the second semiconductor body region and the control gate electrode region. The second semiconductor body region overlaps the first semiconductor body region in the reference direction. A first thickness of the first gate dielectric region is different from a second thickness of the second gate dielectric region.Type: GrantFiled: June 26, 2008Date of Patent: August 24, 2010Assignee: International Business Machines CorporationInventors: Huilong Zhu, Zhijiong Luo
-
Patent number: 7781773Abstract: A transistor array for semiconductor memory devices is provided. A plurality of semiconductor pillars extending outwardly from a bulk section of a semiconductor substrate is arranged in rows and columns. Each pillar forms an active area of a vertical channel access transistor. Insulating trenches are formed between the rows of pillars. Buried word lines extend within the insulating trenches along the rows of pillars. Bit line trenches are formed between columns of pillars. Bit lines extend perpendicular to the word lines in lower portions of the bit line trenches. A first and a second column of pillars face adjacent each bit line. Each bit line is coupled to the active areas in the pillars of the first column of pillars via a single sided bit line contact formed from polycrystalline silicon and is insulated from the active areas of the pillars of the second column of pillars.Type: GrantFiled: March 5, 2008Date of Patent: August 24, 2010Assignee: Qimonda AGInventors: Andreas Thies, Klaus Muemmler
-
Patent number: 7776692Abstract: A semiconductor device having a vertical channel capable of reducing the interface contact resistance between a gate electrode surrounding an active pillar and a word line connecting the gate electrode and a method of manufacturing the same is provided. The semiconductor device includes a plurality of active pillars extending in a direction perpendicular to a surface of a semiconductor substrate. A word line structure is formed on an outer periphery for connecting the active pillars disposed in the same row or column. Top and bottom source/drain regions are formed over and under the active pillars, respectively, in relation to the word line structure.Type: GrantFiled: February 6, 2007Date of Patent: August 17, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-man Yoon, Bong-soo Kim, Hyeoung-won Seo, Kang-yoon Lee