With High Dielectric Constant Insulator (e.g., Ta 2 O 5 ) Patents (Class 257/310)
-
Patent number: 9478508Abstract: A semiconductor structure having a semiconductor layer having an active device therein. A dielectric structure is disposed over the semiconductor layer, such dielectric structure having open ended trench therein. An electrical interconnect level is disposed in the trench and electrically connected to the active device. A plurality of stacked metal layers is disposed in the trench. The stacked metal layers have disposed on bottom and sidewalls thereof conductive barrier metal layers.Type: GrantFiled: June 8, 2015Date of Patent: October 25, 2016Assignee: Raytheon CompanyInventors: Jeffrey R. LaRoche, John P. Bettencourt, Thomas E. Kazior, Kelly P. Ip
-
Patent number: 9466660Abstract: A semiconductor structure may include a first electrode over a substrate, a high-K dielectric material over the first electrode, and a second electrode over the high-K dielectric material, wherein at least one of the first electrode and the second electrode may include a material selected from the group consisting of a molybdenum nitride (MoaNb) material, a molybdenum oxynitride (MoOxNy) material, a molybdenum oxide (MoOx) material, and a molybdenum-based alloy material comprising molybdenum and nitrogen.Type: GrantFiled: October 16, 2013Date of Patent: October 11, 2016Assignee: Micron Technology, Inc.Inventors: Matthew N. Rocklein, Kotha Sai Madhukar Reddy, Vassil Antonov, Vishwanath Bhat
-
Patent number: 9464352Abstract: A method for forming an oxide film by plasma-assisted cyclic processing, includes: (i) supplying a precursor to a reaction space wherein a substrate is placed; (ii) applying a first RF power to the reaction space for a first period of time without supplying a precursor; and (iii) applying a second RF power to the reaction space for a second period of time without supplying the precursor, wherein the first RF power is lower than the second RF power, and/or the first period of time is shorter than the second period of time.Type: GrantFiled: May 2, 2014Date of Patent: October 11, 2016Assignee: ASM IP Holding B.V.Inventors: Ryu Nakano, Naoki Inoue, Kunitoshi Namba
-
Patent number: 9437658Abstract: A monolithic, three-dimensional memory device includes a substrate and a plurality of electrically conductive word lines over a major surface of the substrate. An electrically conductive bit line extends in a direction substantially perpendicular to the major surface of the substrate and adjacent to each of the plurality of word lines, and a non-volatile memory element material is located between the bit line and each of the plurality of word lines. A plurality of middle electrodes comprising an electrically conductive material are located between the bit line and each of the plurality of word lines, wherein the plurality of middle electrodes are discrete electrodes which are isolated from one another in at least the second direction.Type: GrantFiled: August 5, 2014Date of Patent: September 6, 2016Assignee: SANDISK TECHNOLOGIES LLCInventor: Yukihiro Sakotsubo
-
Patent number: 9343331Abstract: A method of manufacturing a semiconductor device provided with a stack of a first film substantially free of oxygen and a second film disposed above the first film and comprising a metal oxide containing an uneasily etched material is disclosed. The method includes etching the second film by a first process using a first etch gas containing a boron trichloride containing gas and by a second process following the first process using a second etch gas containing an inert gas. In the second process, the second etch gas is used while a bias power is controlled to be equal to or greater than an etching threshold energy of the second film.Type: GrantFiled: March 11, 2015Date of Patent: May 17, 2016Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Kazuhisa Matsuda, Toshiyuki Sasaki, Mitsuhiro Omura
-
Patent number: 9337786Abstract: Tube amplifier assembly including a tube assembly having a support frame and a vacuum tube secured to the support frame. The support frame includes a ground wall that is electrically conductive and configured to be coupled to ground. The tube amplifier assembly also includes a supply cable electrically coupled to the vacuum tube. The tube amplifier assembly also includes a multi-layer decoupling capacitor having a first insulation layer, a power electrode, a second insulation layer, and a ground plate. The first insulation layer is interleaved between the ground wall and the power electrode, and the second insulation layer is interleaved between the power electrode and the ground plate. The supply cable is electrically coupled to the power electrode, and the ground plate is mounted to and electrically coupled to the ground wall of the support frame.Type: GrantFiled: December 18, 2014Date of Patent: May 10, 2016Assignee: General Electric CompanyInventor: Bert Holmgren
-
Patent number: 9331009Abstract: A chip electronic component may be capable of improving connectivity between internal coils formed on upper and lower surfaces of an insulating substrate and preventing loss of inductance due to the areas of via pads by decreasing sizes of the outermost via electrodes and decreasing sizes of the via pad.Type: GrantFiled: August 18, 2014Date of Patent: May 3, 2016Assignee: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Woon Chul Choi, Yong Sam Lee, Hwan Soo Lee
-
Patent number: 9299369Abstract: An apparatus for magnetic recording having a barrier layer. One embodiment includes a magnetic head having an array of sensors, each of the sensors having a media facing surface. A barrier layer is positioned above at least the media facing surfaces of the sensors. The barrier layer includes at least one at least partially polycrystalline layer.Type: GrantFiled: October 29, 2014Date of Patent: March 29, 2016Assignee: International Business Machines CorporationInventors: Robert G. Biskeborn, Calvin S. Lo
-
Patent number: 9269785Abstract: The present disclosure provides a semiconductor device comprising a substrate, an undoped HfO2 layer formed over the substrate and a TiN layer formed on the HfO2 layer. Herein, the undoped HfO2 layer is at least partially ferroelectric. In illustrative methods for forming a semiconductor device, an undoped amorphous HfO2 layer is formed over a semiconductor substrate and a TiN layer is formed on the undoped amorphous HfO2 layer. A thermal annealing process is performed for at least partially inducing a ferroelectric phase in the undoped amorphous HfO2 layer.Type: GrantFiled: January 27, 2014Date of Patent: February 23, 2016Assignee: GLOBALFOUNDRIES Inc.Inventors: Johannes Mueller, Dina H. Triyoso, Robert Binder, Joachim Metzger, Patrick Polakowski
-
Patent number: 9190208Abstract: This disclosure provides systems, methods, and apparatus for metal-insulator-metal capacitors on glass substrates. In one aspect, an apparatus may include a glass substrate, with the glass substrate defining at least one via in the glass substrate. A first electrode layer may be disposed over surfaces of the glass substrate, including surfaces of the at least one via. A dielectric layer may be disposed on the first electrode layer. A second electrode layer may be disposed on the dielectric layer, with the dielectric layer electrically isolating the first electrode layer from the second electrode layer.Type: GrantFiled: October 24, 2014Date of Patent: November 17, 2015Assignee: QUALCOMM MEMS Technologies, Inc.Inventors: Jon Bradley Lasiter, Ravindra V. Shenoy, Donald William Kidwell, Victor Louis Arockiaraj Pushparaj, Kwan-yu Lai, Ana Rangelova Londergan
-
Patent number: 9178012Abstract: A method and structure is directed to eDRAM cells with high-conductance electrodes. The method includes forming upper layers on a semiconductor substrate and forming an opening in the upper layers. The method further includes forming a trench in the semiconductor substrate, aligned with the opening. The method further includes forming a metal plate on all exposed surface in the trench by applying a metallic aqueous solution with an electrical bias to a backside of the semiconductor substrate.Type: GrantFiled: February 7, 2014Date of Patent: November 3, 2015Assignee: GLOBALFOUNDRIES U.S. 2 LLCInventors: Veeraraghavan S. Basker, Richard Q. Williams
-
Patent number: 9129894Abstract: Provided are nonvolatile memory assemblies each including a resistive switching layer and current steering element. The steering element may be a transistor connected in series with the switching layer. Resistance control provided by the steering element allows using switching layers requiring low switching voltages and currents. Memory assemblies including such switching layers are easier to embed into integrated circuit chips having other low voltage components, such as logic and digital signal processing components, than, for example, flash memory requiring much higher switching voltages. In some embodiments, provided nonvolatile memory assemblies operate at switching voltages less than about 3.0V and corresponding currents less than 50 microamperes. A memory element may include a metal rich hafnium oxide disposed between a titanium nitride electrode and doped polysilicon electrode. One electrode may be connected to a drain or source of the transistor, while another electrode is connected to a signal line.Type: GrantFiled: September 17, 2012Date of Patent: September 8, 2015Assignee: Intermolecular, Inc.Inventors: Imran Hashim, Tony Chiang, Vidyut Gopal, Yun Wang
-
Patent number: 9123563Abstract: A method of forming a contact structure of a gate structure is provided. In the method, an oxidation layer and a first sidewall layer disposed between a first metal gate and a second metal gate are etched to expose an underlying silicon substrate. A silicide portion defined by a contact profile is deposited in the exposed portion of the silicon substrate. A second sidewall layer substantially covers the first sidewall layer and at least partially covering the silicide portion is formed after depositing the silicide portion. A metal glue layer is deposited around the first metal gate and the second metal gate defining a trench above the silicide portion. A metal plug is deposited within the trench.Type: GrantFiled: January 17, 2014Date of Patent: September 1, 2015Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Audrey Hsiao-Chiu Hsu, Fu-Kai Yang, Mei-Yun Wang, Hsien-Cheng Wang, Shih-Wen Liu, Hsin-Ying Lin
-
Patent number: 9082747Abstract: Provided are a semiconductor device manufacturing method by which a semiconductor device in which a threshold voltage is suppressed from changing can be manufactured, a substrate processing method and apparatus, a non-transitory computer-readable recording medium, and the semiconductor device. The semiconductor device manufacturing method includes forming an amorphous first oxide film including a first element on a substrate, and modifying the first oxide film to an amorphous second oxide film including the first element and a second element different from the first element by adding the second element to the first oxide film. The first element includes at least one element selected from a group consisting of aluminum, yttrium and lanthanum. A concentration of the second element in the second oxide film is controlled to be lower than that of the first element in the second oxide film.Type: GrantFiled: September 25, 2013Date of Patent: July 14, 2015Assignee: Hitachi Kokusai Electric Inc.Inventor: Arito Ogawa
-
Patent number: 9035273Abstract: A resistive switching memory device is provided with first to third electrodes. The first electrode forms a Schottky barrier which can develop a rectifying property and resistance change characteristics at an interface between the first electrode and an oxide semiconductor. The third electrode is made of a material which provides an ohmic contact with the oxide semiconductor. A control voltage is applied between the first and second electrodes, and a driving voltage is applied between the first and third electrodes.Type: GrantFiled: December 13, 2011Date of Patent: May 19, 2015Assignee: MURATA MANUFACTURING CO., LTD.Inventor: Sakyo Hirose
-
Patent number: 9023699Abstract: The present disclosure provides a resistive random access memory (RRAM) cell. The RRAM cell includes a transistor, a bottom electrode adjacent to a drain region of the transistor and coplanar with the gate, a resistive material layer on the bottom electrode, a top electrode on the resistive material layer, and a conductive material connecting the bottom electrode to the drain region.Type: GrantFiled: December 20, 2012Date of Patent: May 5, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chih-Yang Chang, Wen-Ting Chu, Kuo-Chi Tu, Yu-Wen Liao, Hsia-Wei Chen, Chin-Chieh Yang
-
Patent number: 9013045Abstract: BEOL memory cells are described that include one or more sidewall protection layers on the memory device (including, for example, an MTJ element) deposited prior to interconnect via etching to prevent the formation of electrical shorts between layers. One embodiment uses a single layer sidewall protection sleeve that is deposited after the memory device has been patterned. The layer material is vertically etched down to expose the upper surface of the top electrode while leaving a residual layer of protective material surrounding the rest of the memory device. The material for the protection layer is selected to resist the etchant used to remove the first dielectric material from the via in the subsequent interconnect process. A second embodiment uses dual-layer sidewall protection in which the first layer covers the memory element is preferably an oxygen-free dielectric and the second layer protects the first layer during via etching.Type: GrantFiled: April 1, 2014Date of Patent: April 21, 2015Assignee: Avalanche Technology, Inc.Inventors: Kimihiro Satoh, Yiming Huai, Jing Zhang, Ebrahim Abedifard
-
Patent number: 9000506Abstract: A nonvolatile memory element which inhibits deterioration of an oxygen concentration profile of a variable resistance layer due to a thermal budget and is able to stably operate at low voltages, and a method for manufacturing the nonvolatile memory element are provided. The nonvolatile memory element includes a first electrode layer formed above a substrate, a variable resistance layer disposed on the first electrode layer, and a second electrode layer disposed on the variable resistance layer, and the variable resistance layer has a two-layer structure in which an oxygen- and/or nitrogen-deficient tantalum oxynitride layer and a tantalum oxide layer are stacked.Type: GrantFiled: November 18, 2011Date of Patent: April 7, 2015Assignee: Panasonic Intellectual Property Management Co., Ltd.Inventors: Takeki Ninomiya, Takumi Mikawa, Yukio Hayakawa
-
Patent number: 8969938Abstract: An ETSOI transistor and a capacitor are formed respectively in a transistor and capacitor region thereof by etching through an ETSOI and thin BOX layers in a replacement gate HK/MG flow. The capacitor formation is compatible with an ETSOI replacement gate CMOS flow. A low resistance capacitor electrode makes it possible to obtain a high quality capacitor or varactor. The lack of topography during dummy gate patterning are achieved by lithography in combination of which is accompanied with appropriate etch.Type: GrantFiled: January 14, 2014Date of Patent: March 3, 2015Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Bruce B. Doris, Ali Khakifirooz, Ghavam Shahidi
-
Publication number: 20150041874Abstract: A capacitor and methods for forming the same are provided. The method includes forming a bottom electrode; treating the bottom electrode in an oxygen-containing environment to convert a top layer of the bottom electrode into a buffer layer; forming an insulating layer on the buffer layer; and forming a top electrode over the insulating layer.Type: ApplicationFiled: October 28, 2014Publication date: February 12, 2015Inventors: Chih-Ta Wu, Jason Lee, Chung Chien Wang, Hsing-Lien Lin, Yu-Jen Wang, Yeur-Luen Tu, Chern-Yow Hsu, Yuan-Hung Liu, Chi-Hsin Lo, Chia-Shiung Tsai
-
Patent number: 8951901Abstract: In sophisticated semiconductor devices, the encapsulation of sensitive gate materials, such as a high-k dielectric material and a metal-containing electrode material, which are provided in an early manufacturing stage may be achieved by forming an undercut gate configuration. To this end, a wet chemical etch sequence is applied after the basic patterning of the gate layer stack, wherein at least ozone-based and hydrofluoric acid-based process steps are performed in an alternating manner, thereby achieving a substantially self-limiting removal behavior.Type: GrantFiled: July 22, 2011Date of Patent: February 10, 2015Assignee: GLOBALFOUNDRIES Inc.Inventors: Sven Beyer, Berthold Reimer, Falk Graetsch
-
Patent number: 8933449Abstract: Apparatus having a dielectric containing scandium and gadolinium can provide a reliable structure with a high dielectric constant (high k). In an embodiment, a monolayer or partial monolayer sequence process, such as for example atomic layer deposition (ALD), can be used to form a dielectric containing gadolinium oxide and scandium oxide. In an embodiment, a dielectric structure can be formed by depositing gadolinium oxide by atomic layer deposition onto a substrate surface using precursor chemicals, followed by depositing scandium oxide onto the substrate using precursor chemicals, and repeating to form a thin laminate structure. A dielectric containing scandium and gadolinium may be used as gate insulator of a MOSFET, a capacitor dielectric in a DRAM, as tunnel gate insulators in flash memories, as a NROM dielectric, or as a dielectric in other electronic devices, because the high dielectric constant (high k) of the film provides the functionality of a much thinner silicon dioxide film.Type: GrantFiled: December 6, 2013Date of Patent: January 13, 2015Assignee: Micron Technology, Inc.Inventors: Kie Y. Ahn, Leonard Forbes
-
Patent number: 8928096Abstract: A buried-channel field-effect transistor includes a semiconductor layer formed on a substrate. The semiconductor layer includes doped source and drain regions and an undoped channel region. the transistor further includes a gate dielectric formed over the channel region and partially overlapping the source and drain regions; a gate formed over the gate dielectric; and a doped shielding layer between the gate dielectric and the semiconductor layer.Type: GrantFiled: May 18, 2012Date of Patent: January 6, 2015Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Ali Khakifirooz, Pranita Kulkarni, Tak H. Ning
-
Patent number: 8916434Abstract: A method of encapsulating a ferroelectric capacitor or ferroelectric memory cell includes forming encapsulation materials adjacent to a ferroelectric capacitor. forming a ferroelectric oxide (FEO) layer over the encapsulated ferroelectric capacitor, and forming an FEO encapsulation layer over the ferroelectric oxide to provide additional protection from hydrogen induced degradation.Type: GrantFiled: May 11, 2012Date of Patent: December 23, 2014Assignee: Cypress Semiconductor CorporationInventors: Shan Sun, Thomas E. Davenport
-
Patent number: 8900916Abstract: A highly reliable semiconductor device which includes a thin film transistor having stable electric characteristics, and a manufacturing method thereof. In the manufacturing method of the semiconductor device which includes a thin film transistor where a semiconductor layer including a channel formation region is an oxide semiconductor layer, heat treatment which reduces impurities such as moisture to improve the purity of the oxide semiconductor layer and oxidize the oxide semiconductor layer (heat treatment for dehydration or dehydrogenation) is performed. Not only impurities such as moisture in the oxide semiconductor layer but also those existing in a gate insulating layer are reduced, and impurities such as moisture existing in interfaces between the oxide semiconductor layer and films provided over and under and in contact with the oxide semiconductor layer are reduced.Type: GrantFiled: July 8, 2010Date of Patent: December 2, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Miyuki Hosoba, Kosei Noda, Hiroki Ohara, Toshinari Sasaki, Junichiro Sakata
-
Patent number: 8890223Abstract: An integrated circuit includes isolation capacitors which include a silicon dioxide dielectric layer and a polymer dielectric layer over the layer of silicon dioxide. The silicon dioxide dielectric layer and the polymer dielectric layer extend across the integrated circuit. Top plates of the isolation capacitors have bond pads for wire bonds or bump bonds. Bottom plates of the isolation capacitors are connected to components of the integrated circuit. Other bond pads are connected to components in the integrated circuit through vias through the silicon dioxide dielectric layer and the polymer dielectric layer.Type: GrantFiled: August 6, 2013Date of Patent: November 18, 2014Assignee: Texas Instruments IncorporatedInventors: Thomas Dyer Bonifield, Byron Williams, Shrinivasan Jaganathan
-
Patent number: 8884350Abstract: This semiconductor device according to the present invention includes a plurality of cylindrical lower electrodes aligned densely in a memory array region; a plate-like support which is contacted on the side surface of the cylindrical lower electrodes, and links to support the plurality of the cylindrical lower electrodes; a pore portion provided in the plate-like support; a dielectric film covering the entire surface of the cylindrical lower electrodes and the plate-like support in which the pore portion is formed; and an upper electrode formed on the surface of the dielectric film, wherein the boundary length of the part on the side surface of the cylindrical lower electrode which is exposed on the pore portion is shorter than the boundary length of the part on the side surface of the cylindrical lower electrode which is not exposed on the pore portion.Type: GrantFiled: January 23, 2013Date of Patent: November 11, 2014Assignee: PS4 Luxco S.A.R.L.Inventor: Toshiyuki Hirota
-
Publication number: 20140327064Abstract: In a thin film transistor, each of an upper electrode and a lower electrode is formed of at least one material selected from the group consisting of a metal and a metal nitride, represented by TiN, Ti, W, WN, Pt, Ir, Ru. A capacitor dielectric film is formed of at least one material selected from the group consisting of ZrO2, HfO2, (Zrx, Hf1-x)O2 (0<x<1), (Zry, Ti1-y)O2 (0<y<1), (Hfz, Ti1-z)O2 (0<z<1), (Zrk, Til, Hfm)O2 (0<k, l, m<1, k+l+m=1), by an atomic layer deposition process. The thin film transistor thus formed has a minimized leakage current and an increased capacitance.Type: ApplicationFiled: July 16, 2014Publication date: November 6, 2014Inventors: Toshihiro IIZUKA, Tomoe YAMAMOTO, Mami TODA, Shintaro YAMAMICHI
-
Patent number: 8878275Abstract: In one general aspect, an apparatus can include a channel region disposed in a semiconductor substrate, a gate dielectric disposed on the channel region and a drift region disposed in the semiconductor substrate adjacent to the channel region. The apparatus can further include a field plate having an end portion disposed between a top surface of the semiconductor substrate and the gate dielectric The end portion can include a surface in contact with the gate dielectric, the surface having a first portion aligned along a first plane non-parallel to a second plane along which a second portion of the surface is aligned, the first plane being non-parallel to the top surface of the semiconductor substrate and the second plane being non-parallel to the top surface of the semiconductor substrate.Type: GrantFiled: February 18, 2013Date of Patent: November 4, 2014Assignee: Fairchild Semiconductor CorporationInventors: Sunglyong Kim, Mark Schmidt, Christopher Nassar, Steven Leibiger
-
Patent number: 8865558Abstract: A method of forming a phase change material layer pattern includes forming a phase change material layer partially filling an opening through an insulating interlayer. A plasma treatment process is performed on the phase change material layer to remove an oxide layer on a surface of the phase change material layer. A heat treatment process is performed on the phase change material layer to remove a void or a seam in the phase change material layer, sufficiently filling the opening.Type: GrantFiled: July 9, 2012Date of Patent: October 21, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Jeong-Hee Park, Soon-Oh Park, Jung-Hwan Park, Jin-Ho Oh
-
Patent number: 8859410Abstract: A method of forming a gate structure for a semiconductor device that includes forming a non-stoichiometric high-k gate dielectric layer on a semiconductor substrate, wherein an oxide containing interfacial layer can be present between the non-stoichiometric high-k gate dielectric layer and the semiconductor substrate. At least one gate conductor layer may be formed on the non-stoichiometric high-k gate dielectric layer. The at least one gate conductor layer comprises a boron semiconductor alloy layer. An anneal process is applied, wherein during the anneal process the non-stoichiometric high-k gate dielectric layer removes oxide material from the oxide containing interfacial layer. The oxide containing interfacial layer is thinned by removing the oxide material during the anneal process.Type: GrantFiled: March 14, 2013Date of Patent: October 14, 2014Assignee: International Business Machines CorporationInventors: Martin M. Frank, Isaac Lauer, Jeffrey W. Sleight
-
Publication number: 20140299929Abstract: A capacitor is formed in nano channels in a conductive body. Embodiments include forming a source contact through a first inter layer dielectric (ILD), forming a conductive body on the first ILD, forming a second ILD on the conductive body, forming drain and gate contacts through the second ILD, conductive body, and first ILD, forming nano channels in the conductive body, forming an insulating layer in the channels, and metalizing the channels. An embodiment includes forming the nano channels by forming a mask on the second ILD, the mask having features with a pitch of 50 nanometers (nm) to 100 nm, etching the second ILD through the mask, etching the conductive body through the mask to a depth of 80% to 90% of the thickness of the conductive body, and removing the mask.Type: ApplicationFiled: June 23, 2014Publication date: October 9, 2014Inventors: Dmytro CHUMAKOV, Wolfgang BUCHHOLTZ, Petra HETZER
-
Publication number: 20140291745Abstract: A system and method for manufacturing a semiconductor device is provided. An embodiment comprises forming a deposited layer using an atomic layer deposition (ALD) process. The ALD process may utilize a first precursor for a first time period, a first purge for a second time period longer than the first time period, a second precursor for a third time period longer than the first time period, and a second purge for a fourth time period longer than the third time period.Type: ApplicationFiled: June 11, 2014Publication date: October 2, 2014Inventors: Yao-Wen Chang, Cheng-Yuan Tsai, Hsing-Lien Lin
-
Patent number: 8835244Abstract: Integrated circuits and methods for fabricating integrated circuits are provided. In an exemplary embodiment, a method for fabricating integrated circuits includes providing a sacrificial gate structure over a semiconductor substrate. The sacrificial gate structure includes two spacers and sacrificial gate material between the two spacers. The method recesses a portion of the sacrificial gate material between the two spacers. Upper regions of the two spacers are etched while using the sacrificial gate material as a mask. The method includes removing a remaining portion of the sacrificial gate material and exposing lower regions of the two spacers. A first metal is deposited between the lower regions of the two spacers. A second metal is deposited between the upper regions of the two spacers.Type: GrantFiled: February 21, 2013Date of Patent: September 16, 2014Assignees: GlobalFoundries, Inc., International Business Machines CorporationInventors: Ruilong Xie, Chanro Park, Shom Ponoth
-
Patent number: 8836002Abstract: A method for fabricating a dynamic random access memory (DRAM) capacitor stack is disclosed wherein the stack includes a first electrode, a dielectric layer, and a second electrode. The first electrode is formed from a conductive binary metal compound and the conductive binary metal compound is annealed in a reducing atmosphere to promote the formation of a desired crystal structure. The binary metal compound may be a metal oxide. Annealing the metal oxide (i.e. molybdenum oxide) in a reducing atmosphere may result in the formation of a first electrode material (i.e. MoO2) with a rutile-phase crystal structure. This facilitates the formation of the rutile-phase crystal structure when TiO2 is used as the dielectric layer. The rutile-phase of TiO2 has a higher k value than the other possible crystal structures of TiO2 resulting in improved performance of the DRAM capacitor.Type: GrantFiled: January 10, 2013Date of Patent: September 16, 2014Assignee: Intermolecular, Inc.Inventors: Karthik Ramani, Hanhong Chen, Wim Deweerd, Nobumichi Fuchigami, Hiroyuki Ode
-
Patent number: 8796043Abstract: After the formation of a first interlayer insulating, an etching stopper film made of SiON is formed thereon. Subsequently, a contact hole extending from the upper surface of the etching stopper film and reaching a high concentration impurity region is formed, and a first plug is formed by filling W into the contact hole. Next, a ferroelectric capacitor, a second interlayer insulating film, and the like are formed. Thereafter, a contact hole extending from the upper surface of the interlayer insulating film and reaching the first plug is formed. Then, the contact hole is filled with W to form a second plug. With this, even when misalignment occurs, the interlayer insulating film is prevented from being etched.Type: GrantFiled: February 14, 2012Date of Patent: August 5, 2014Assignee: Fujitsu Semiconductor LimitedInventor: Kouichi Nagai
-
Patent number: 8791519Abstract: A transition metal oxide dielectric material is doped with a non-metal in order to enhance the electrical properties of the metal oxide. In a preferred embodiment, a transition metal oxide is deposited over a bottom electrode and implanted with a dopant. In a preferred embodiment, the metal oxide is hafnium oxide or zirconium oxide and the dopant is nitrogen. The dopant can convert the crystal structure of the hafnium oxide or zirconium oxide to a tetragonal structure and increase the dielectric constant of the metal oxide.Type: GrantFiled: May 7, 2010Date of Patent: July 29, 2014Assignee: Micron Technology, Inc.Inventors: Jiutao Li, Shuang Meng
-
Patent number: 8785312Abstract: Electronic apparatus and methods of forming the electronic apparatus include HfSiON for use in a variety of electronic systems. In various embodiments, conductive material is coupled to a dielectric containing HfSiON, where such conductive material may include one or more monolayers of titanium nitride, tantalum, or combinations of titanium nitride and tantalum.Type: GrantFiled: November 28, 2011Date of Patent: July 22, 2014Assignee: Micron Technology, Inc.Inventors: Kie Y. Ahn, Leonard Forbes
-
Patent number: 8786049Abstract: Solid-state thin-film capacitors are provided. Aspects of the solid-state thin-film capacitors include a first electrode layer of a transition metal, a dielectric layer of an oxide of the transition metal, and a second electrode layer of a metal oxide. Also provided are methods of making the solid-state thin-film capacitors, as well as devices that include the same. The capacitor may have one or more cathodic arc produced structures, i.e., structures produced using a cathodic arc deposition process. The structures may be stress-free metallic structures, porous layers and layers displaying crenulations. Aspects of the invention further include methods of producing capacitive structures using chemical vapor deposition and/or by sputter deposition.Type: GrantFiled: July 23, 2010Date of Patent: July 22, 2014Assignee: Proteus Digital Health, Inc.Inventor: Hooman Hafezi
-
Patent number: 8772851Abstract: Electronic apparatus and methods of forming the electronic apparatus may include one or more insulator layers having a refractory metal and a non-refractory metal for use in a variety of electronic systems and devices. Embodiments can include electronic apparatus and methods of forming the electronic apparatus having a tantalum aluminum oxynitride film. The tantalum aluminum oxynitride film may be structured as one or more monolayers. The tantalum aluminum oxynitride film may be formed using atomic layer deposition. Metal electrodes may be disposed on a dielectric containing a tantalum aluminum oxynitride film.Type: GrantFiled: October 11, 2013Date of Patent: July 8, 2014Assignee: Micron Technology, Inc.Inventors: Leonard Forbes, Kie Y. Ahn, Arup Bhattacharyya
-
Patent number: 8766342Abstract: Methods and an apparatus are described for an integrated circuit within which an electroless Cu plated layer having an oxygen content is formed on the top of a seed layer comprising Cu and Mn. The integrated circuit is then exposed to a sufficient high temperature to cause the self-formation of a MnSiOx barrier layer.Type: GrantFiled: March 20, 2012Date of Patent: July 1, 2014Assignee: Intel CorporationInventor: Rohan N. Akolkar
-
Patent number: 8766345Abstract: An on-chip decoupling capacitor is disclosed. One or more carbon nanotubes are coupled to a first electrode of the capacitor. A dielectric skin is formed on the one or more carbon nanotubes. A metal coating is formed on the dielectric skin. The dielectric skin is configured to electrically isolate the one or more carbon nanotubes from the metal coating.Type: GrantFiled: November 30, 2012Date of Patent: July 1, 2014Assignee: International Business Machines CorporationInventors: Damon B. Farmer, Aaron D. Franklin, Shu-Jen Han, George S. Tulevski
-
Patent number: 8748258Abstract: An ETSOI transistor and a capacitor are formed respectively in a transistor and capacitor region thereof by etching through an ETSOI and thin BOX layers in a replacement gate HK/MG flow. The capacitor formation is compatible with an ETSOI replacement gate CMOS flow. A low resistance capacitor electrode makes it possible to obtain a high quality capacitor or varactor. The lack of topography during dummy gate patterning are achieved by lithography in combination accompanied with appropriate etch.Type: GrantFiled: December 12, 2011Date of Patent: June 10, 2014Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Bruce B. Doris, Ali Khakifirooz, Ghavam Shahidi
-
Publication number: 20140145254Abstract: An circuit supporting substrate includes a transistor and a capacitor. The transistor includes a first semiconductor layer and a gate stack located on the first semiconductor layer. The gate stack includes a metal layer and a first high-k dielectric layer. A gate spacer is located on sidewalls of the gate stack. The first high-k dielectric layer is located between the first semiconductor layer and the metal layer and between the gate spacer and sidewalls of the metal layer. A first silicide region is located on a first source/drain region. A second silicide region is located on a second source/drain region. The capacitor includes a first terminal that comprises a third silicide region located on a portion of the second semiconductor. A second high-k dielectric layer is located on the silicide region. A second terminal comprises a metal layer that is located on the second high-k dielectric layer.Type: ApplicationFiled: January 30, 2014Publication date: May 29, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kangguo CHENG, Bruce DORIS, Ali KHAKIFIROOZ, Ghavam G. SHAHIDI
-
Patent number: 8735243Abstract: A method for fabricating an FET device is disclosed. The FET device has a gate insulator with a high-k dielectric portion, and a threshold modifying material. The method introduces a stabilizing material into the gate insulator in order to hinder one or more metals from the threshold modifying material to penetrate across the high-k portion of the gate insulator. The introduction of the stabilizing material may involve disposing a stabilizing agent over a layer which contains an oxide of the one or more metals. A stabilizing material may also be incorporated into the high-k dielectric. Application of the method may lead to FET devices with unique gate insulator structures.Type: GrantFiled: August 6, 2007Date of Patent: May 27, 2014Assignee: International Business Machines CorporationInventors: Matthew W. Copel, Bruce B. Doris, Vijay Narayanan, Yun-Yu Wang
-
Patent number: 8729618Abstract: A method for manufacturing a semiconductor device comprises forming a first layer on an impurity diffusion region in a semiconductor substrate by a selective epitaxial growth method, forming a second layer on the first layer by the selective epitaxial growth method, forming a contact hole penetrating an interlayer insulating film in a thickness direction thereof and reaching the second layer, and filling a conductive material into the contact hole to form a contact plug including the first and second layers and the conductive material.Type: GrantFiled: February 24, 2010Date of Patent: May 20, 2014Inventor: Keiji Kuroki
-
Patent number: 8723274Abstract: A semiconductor device is disclosed. The semiconductor device includes: a substrate; a gate structure disposed on the substrate, wherein the gate structure has a high-k dielectric layer; a first seal layer disposed on a sidewall of the gate structure, wherein the first seal layer is an oxygen-free seal layer and is non-L-shaped; and a second seal layer disposed on a sidewall of the first seal layer, wherein the second seal layer is an L-shaped seal layer.Type: GrantFiled: May 22, 2013Date of Patent: May 13, 2014Assignee: United Microelectronics Corp.Inventor: Wei-Hang Huang
-
Publication number: 20140124845Abstract: An ETSOI transistor and a capacitor are formed respectively in a transistor and capacitor region thereof by etching through an ETSOI and thin BOX layers in a replacement gate HK/MG flow. The capacitor formation is compatible with an ETSOI replacement gate CMOS flow. A low resistance capacitor electrode makes it possible to obtain a high quality capacitor or varactor. The lack of topography during dummy gate patterning are achieved by lithography in combination of which is accompanied with appropriate etch.Type: ApplicationFiled: January 14, 2014Publication date: May 8, 2014Applicant: International Business Machines CorporationInventors: Kangguo Cheng, Bruce B. Doris, Ali Khakifirooz, Ghavam Shahidi
-
Patent number: 8716782Abstract: In general, according to one embodiment, a power semiconductor device includes a first semiconductor layer of a first conductivity type, a second semiconductor layer of a second conductivity type, a trench, a gate insulating film, and a gate electrode. The second semiconductor layer is provided on the first semiconductor layer. The trench is provided from the second semiconductor layer to the first semiconductor layer. The gate insulating film is composed of an oxide film and a protective layer formed on the oxide film. The protective layer is opposed to the second semiconductor layer across the oxide film in the trench. The oxide film covers the second semiconductor layer exposed at a sidewall of the trench and includes at least one of aluminum and yttrium. The gate electrode is made of n-type polysilicon buried in the trench in direct contact with the gate insulating film.Type: GrantFiled: September 12, 2011Date of Patent: May 6, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Takayuki Sakai
-
Patent number: 8710583Abstract: A recessed access device having a gate electrode formed of two or more gate materials having different work functions may reduce the gate-induced drain leakage current losses from the recessed access device. The gate electrode may include a first gate material having a high work function disposed in a bottom portion of the recessed access device and a second gate material having a lower work function disposed over the first gate material and in an upper portion of the recessed access device.Type: GrantFiled: August 2, 2011Date of Patent: April 29, 2014Assignee: Micron Technology, Inc.Inventors: Venkatesan Ananthan, Sanh D. Tang