With Means To Reduce On Resistance Patents (Class 257/342)
-
Patent number: 7482220Abstract: In one embodiment, a semiconductor device is formed in a body of semiconductor material. The semiconductor device includes a charge compensating trench formed in proximity to active portions of the device. The charge compensating trench includes a trench filled with various layers of semiconductor material including opposite conductivity type layers.Type: GrantFiled: October 19, 2006Date of Patent: January 27, 2009Assignee: Semiconductor Components Industries, L.L.C.Inventors: Gary H. Loechelt, John M. Parsey, Jr., Peter J. Zdebel, Gordon M. Grivna
-
Publication number: 20090020812Abstract: A MOS device includes a semiconductor substrate having a first conductive type, a source region, a gate structure, and a drain region having a second conductive type. The gate structure is formed on the semiconductor substrate and substantially parallel to a first direction. The source region and the drain region are both disposed in the semiconductor substrate, and on two opposite sides of the gate structure. The source region includes at least a source doped region having the second conductive type, and at least a source contact region having the first conductive type, and the source doped region and the source contact region are alternately arranged along the first direction.Type: ApplicationFiled: July 16, 2007Publication date: January 22, 2009Inventor: Chih-Nan Cheng
-
Patent number: 7473976Abstract: A semiconductor power transistor includes a drift region of a first conductivity type and a well region of a second conductivity type in the drift region such that the well region and the drift region form a pn junction therebetween. A first highly doped silicon region of the first conductivity type is in the well region, and a second highly doped silicon region is in the drift region. The second highly doped silicon region is laterally spaced from the well region such that upon biasing the transistor in a conducting state, a current flows laterally between first and second highly doped silicon regions through the drift region. Each of a plurality of trenches extending into the drift region perpendicular to the current flow includes a dielectric layer lining at least a portion of the trench sidewalls and at least one conductive electrode.Type: GrantFiled: April 12, 2006Date of Patent: January 6, 2009Assignee: Fairchild Semiconductor CorporationInventor: Christopher Boguslaw Kocon
-
Patent number: 7473966Abstract: A lateral high-voltage active device structure, in which field-shaping trench electrodes are capacitively coupled to the voltage-withstand region near the source end thereof.Type: GrantFiled: November 9, 2005Date of Patent: January 6, 2009Inventor: Richard A. Blanchard
-
Patent number: 7462541Abstract: A semiconductor device including a drift layer of a first conductivity type formed on a surface of a semiconductor substrate. A surface of the drift layer has a second area positioned on an outer periphery of a first area. A cell portion formed in the first area includes a first base layer of a second conductivity type, a source layer and a control electrode formed in the first base layer and the source layer. The device also includes a terminating portion formed in the drift layer including a second base layer of a second conductivity type, an impurity diffused layer of a second conductivity type, and a metallic compound whose end surface on the terminating portion side is positioned on the cell portion side away from the end surface of the impurity diffused layer on the terminating portion side.Type: GrantFiled: October 17, 2005Date of Patent: December 9, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Satoshi Aida, Shigeo Kouzuki, Masaru Izumisawa, Hironori Yoshioka
-
Patent number: 7462910Abstract: A low voltage P-channel power MOSFET using trench technology has an epitaxially deposited constant concentration N channel region adjacent the side walls of a plurality of trenches. The constant concentration channel region is deposited atop a P+ substrate and receives P+ source regions at the tops of each trench. The source contact is connected to both source and channel regions for a unidirectional conduction device, or only to the source regions for a bidirectional device.Type: GrantFiled: April 15, 1999Date of Patent: December 9, 2008Assignee: International Rectifier CorporationInventor: Daniel M. Kinzer
-
Publication number: 20080296679Abstract: A lateral high-voltage device in which conductive trench plates are inserted across the voltage-withstand region, so that, in the on state, the current density vectors have less convergence. This can help reduce on-resistance.Type: ApplicationFiled: August 11, 2008Publication date: December 4, 2008Inventor: Richard A. Blanchard
-
Patent number: 7452756Abstract: The semiconductor device according to one of the aspects of the present invention includes a semiconductor substrate of a first conductivity type, having upper and lower surfaces. A collector region of a second conductivity type is formed on the lower surface of the semiconductor substrate, and a collector electrode is formed on the collector region. Also, at least one pair of isolation regions of the second conductivity type are formed extending from the upper surface of the semiconductor substrate to the collector layer for defining a drift region of the first conductivity type, in conjunction with the collector region. A base region of the second conductivity type is formed adjacent the upper surface of the semiconductor substrate and within the drift region, and an emitter region of the first conductivity type is formed adjacent the upper surface of the semiconductor substrate and within the base region. A gate electrode is formed opposing to the base region via an insulating layer.Type: GrantFiled: November 5, 2007Date of Patent: November 18, 2008Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Mitsuru Kaneda, Hideki Takahashi
-
Publication number: 20080246085Abstract: A power semiconductor device includes: a first semiconductor layer; a second semiconductor layer and a third semiconductor layer that are provided above the first semiconductor layer and alternatively arranged along a direction parallel to an upper surface of the first semiconductor layer; a plurality of fourth semiconductor layers provided on some of immediately upper regions of the third semiconductor layers and connected to the third semiconductor layer; a fifth semiconductor layer; a control electrode; a gate insulating film; a first main electrode; and a second main electrode. An array period of the fourth semiconductor layers is larger than an array period of the second semiconductor layers. A thickness of a part of the gate insulating film disposed in an immediate upper region of a central portion between the fourth semiconductor layers is thicker than a thickness of a part of the gate insulating film disposed in the immediate upper region of the fourth semiconductor layer.Type: ApplicationFiled: March 18, 2008Publication date: October 9, 2008Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Wataru Saito, Syotaro Ono
-
Patent number: 7432145Abstract: A low on-state resistance power semiconductor device has a shape and an arrangement that increase the channel density and the breakdown voltage The power semiconductor device comprises a plurality of individual cells formed on a semiconductor substrate (62). Each individual cell comprises a plurality of radially extending branches (80) having source regions (37) within base regions (36). The plurality of individual cells are arranged such that at least one branch of each cell extends towards at least one branch of an adjacent cell and wherein the base region (36) of the extending branches merge together to form a single and substantially uniformly doped base region (36) surrounding drain islands (39) at the surface of the semiconductor substrate (62).Type: GrantFiled: June 10, 2003Date of Patent: October 7, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Jean-Michel Reynes, Ivana Deram, Adeline Feybesse
-
Patent number: 7427795Abstract: Drain-extended MOS transistors (T1, T2) and semiconductor devices (102) are described, as well as fabrication methods (202) therefor, in which a p-buried layer (130) is formed prior to formation of epitaxial silicon (106) over a substrate (104), and a drain-extended MOS transistor (T1, T2) is formed in the epitaxial silicon layer (106). The p-buried layer (130) may be formed above an n-buried layer (120) in the substrate (104) for high-side driver transistor (T2) applications, wherein the p-buried layer (130) extends between the drain-extended MOS transistor (T2) and the n-buried layer (120) to inhibit off-state breakdown between the source (154) and drain (156).Type: GrantFiled: June 30, 2004Date of Patent: September 23, 2008Assignee: Texas Instruments IncorporatedInventor: Sameer Pendharkar
-
Publication number: 20080211020Abstract: A semiconductor apparatus includes: a first first-conductivity-type semiconductor layer; a second first-conductivity-type semiconductor layer provided on a major surface of the first first-conductivity-type semiconductor layer; a third second-conductivity-type semiconductor layer forming a periodic array structure in combination with the second first-conductivity-type semiconductor layer in a lateral direction generally parallel to the major surface of the first first-conductivity-type semiconductor layer; and a sixth first-conductivity-type semiconductor layer provided on the major surface of the first first-conductivity-type semiconductor layer in a termination section outside the periodic array structure. The second first-conductivity-type semiconductor layer has an impurity concentration varying in the lateral direction and the impurity concentration is minimized at a center in the lateral direction.Type: ApplicationFiled: January 24, 2008Publication date: September 4, 2008Applicant: Kabushi Kaisha ToshibaInventor: Wataru SAITO
-
Patent number: 7417284Abstract: A semiconductor device having SJ structure has a peripheral region having a higher withstand voltage than the withstand voltage of the cell region. A semiconductor upper layer including second conductivity-type impurities and a semiconductor lower layer including first conductivity-type impurities whose concentration is lower than the first portion region constituting the combination of the cell region are formed in the semiconductor layer of the peripheral region. A field oxide layer is formed on a surface of the semiconductor upper layer.Type: GrantFiled: December 13, 2005Date of Patent: August 26, 2008Assignee: DENSO CORPORATIONInventors: Shoichi Yamauchi, Yoshiyuki Hattori, Kyoko Okada
-
Patent number: 7417282Abstract: The present invention disclosed herein is a Vertical Double-Diffused Metal Oxide Semiconductor (VDMOS) device incorporating a reverse diode. This device includes a plurality of source regions isolated from a drain region. A source region in close proximity to the drain region is a first diffusion structure in which a heavily doped diffusion layer of a second conductivity type is formed in a body region of a second conductivity type. Another source region is a second diffusion structure in which a heavily doped diffusion layer of a first conductivity type and a heavily doped diffusion layer of the second conductivity type are formed in the body region of the second conductivity type. An impurity diffusion structure of the source region in close proximity to the drain region is changed to be operated as a diode, thereby forming a strong current path to ESD (Electro-Static Discharge) or EOS (Electrical Over Stress). As a result, it is possible to prevent the device from being broken down.Type: GrantFiled: November 2, 2005Date of Patent: August 26, 2008Assignee: Samsung Electronics, Co., Ltd.Inventors: Sung-Pil Jang, Han-Gu Kim, Chan-Hee Jeon
-
Publication number: 20080197410Abstract: A high-voltage transistor device has a first well region with a first conductivity type in a semiconductor substrate, and a second well region with a second conductivity type in the semiconductor substrate substantially adjacent to the first well region. A field ring with the second conductivity type is formed on a portion of the first well region, and the top surface of the field ring has at least one curved recess. A field dielectric region is formed on the field ring and extends to a portion of the first well region. A gate structure is formed over a portion of the field dielectric region and extends to a portion of the second well region.Type: ApplicationFiled: February 20, 2007Publication date: August 21, 2008Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Puo-Yu Chiang, Tsung-Yi Huang, Fu-Hsin Chen, Ting-Pang Li, Chung-Yeh Wu
-
Patent number: 7411249Abstract: A lateral high-voltage device in which conductive trench plates are inserted across the voltage-withstand region, so that, in the on state, the current density vectors have less convergence. This can help reduce on-resistance.Type: GrantFiled: November 9, 2005Date of Patent: August 12, 2008Inventor: Richard A. Blanchard
-
Publication number: 20080185643Abstract: In one embodiment, a device is formed in a region of semiconductor material. The device includes active cell trenches and termination trenches each having doped sidewall surfaces that compensate the region of semiconductor material during reverse bias conditions to form a superjunction structure. The termination trenches include a trench fill material that enhances depletion region spread during reverse bias conditions.Type: ApplicationFiled: February 6, 2007Publication date: August 7, 2008Inventor: Zia Hossain
-
Patent number: 7408234Abstract: An object of the present invention is to provide a semiconductor device that is able to realize a low on-resistance maintaining a high drain-to-source breakdown voltage, and a method for manufacturing thereof, the present invention including: a supporting substrate; a semiconductor layer having a P? type active region that is formed on the supporting substrate, interposing a buried oxide film between the semiconductor layer and the supporting substrate; and a gate electrode that is formed on the semiconductor layer, interposing a gate oxide film and a part of a LOCOS film between the gate electrode and the semiconductor layer, wherein the P? type active region has: an N+ type source region; a P type body region; a P+ type back gate contact region; an N type drain offset region; an N+ type drain contact region; and an N type drain buffer region that is formed in a limited region between the N type drain offset region and the P type body region, and the N type drain buffer region is in contact with a source sidType: GrantFiled: June 23, 2005Date of Patent: August 5, 2008Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Hisao Ichijo, Hiroyoshi Ogura, Yoshinobu Sato, Teruhisa Ikuta
-
Publication number: 20080180974Abstract: A technique for suppressing lowering of withstand voltage and lowering of breakdown resistance and reducing a feedback capacitance of a power MISFET is provided. A lateral power MISFET that comprises a trench region whose insulating layer is formed shallower than an HV-Nwell layer is provided in the HV-Nwell layer (drift region) formed on a main surface of a semiconductor substrate in a direction from the main surface to the inside. The lateral power MISFET has an arrangement on a plane of the main surface including a source layer (source region) and a drain layer (drain region) arranged at opposite sides to each other across a gate electrode (first conducting layer), and a dummy gate electrode (second conducting layer) that is different from the gate electrode is arranged between the gate electrode and the drain layer.Type: ApplicationFiled: December 27, 2007Publication date: July 31, 2008Applicant: Renesas Technology Corp.Inventors: Masaki Shiraishi, Noboru Akiyama, Takayuki Hashimoto
-
Publication number: 20080179672Abstract: A semiconductor component is described. In one embodiment, the semiconductor component includes a semiconductor body with a first side and a second side. A drift zone is provided, which is arranged in the semiconductor body below the first side and extends in a first lateral direction of the semiconductor body between a first and a second doped terminal zone. At least one field electrode is provided, which is arranged in the drift zone, extends into the drift zone proceeding from the first side and is configured in a manner electrically insulated from the semiconductor body.Type: ApplicationFiled: January 25, 2008Publication date: July 31, 2008Applicant: INFINEON TECHNOLOGIES AGInventors: Franz Hirler, Armin Willmeroth, Markus Schmitt, Carolin Tolksdorf, Gerald Deboy, Ralf Henninger
-
Publication number: 20080157195Abstract: A Metal Oxide Semiconductor (MOS) device formed on a substrate and a method for forming the MOS device. The MOS device includes a drain region, a gate region surrounding the drain region, source regions arranged around the gate region and across from the drain region, and bulk regions arranged around the gate region and separating the source regions. The gate region is formed in a loop around the drain region. In this manner, the on-resistance (Ron) of a MOS device is decreased without also increasing the area of the MOS device.Type: ApplicationFiled: December 26, 2007Publication date: July 3, 2008Inventors: Sehat Sutardja, Ravishanker Krishnamoorthy
-
Patent number: 7394156Abstract: A semiconductor integrated circuit device has a plurality of CMOS-type base cells arranged on a semiconductor substrate and m wiring layers, and gate array type logic cells are composed of the base cells and the wiring layers. Wiring within and between the logic cells is constituted by using only upper n (n<m) wiring layers. It becomes possible to shorten a development period and reduce a development cost when a gate array type semiconductor integrated circuit device becomes large in scale.Type: GrantFiled: January 25, 2005Date of Patent: July 1, 2008Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Shinya Tokunaga, Shigeki Furuya, Yuuji Hinatsu
-
Patent number: 7385273Abstract: A power semiconductor device that includes a plurality of gate structure each having a gate insulation of a first thickness, and a termination region, the termination including a field insulation body surrounding the active region and having a recess that includes a bottom insulation thicker than the first thickness.Type: GrantFiled: June 9, 2006Date of Patent: June 10, 2008Assignee: International Rectifier CorporationInventors: Hugo R Burke, Simon Green
-
Patent number: 7385246Abstract: An integrated circuit device comprising a diode and a method of making an integrated circuit device comprising a diode are provided. The diode can comprise an island of a first conductivity type, a first region of a second conductivity type formed in the island, and a cathode diffusion contact region doped to the second conductivity type disposed in the first region. The diode can also comprise a cathode contact electrically contacting the cathode diffusion contact region, an anode disposed in the island, an anode contact electrically contacting the anode, and a first extension region doped to the first conductivity type disposed at a surface junction between the first region and the island.Type: GrantFiled: January 6, 2006Date of Patent: June 10, 2008Assignee: Intersil Americas Inc.Inventor: James Douglas Beasom
-
Patent number: 7378317Abstract: Methods and apparatus are provided for TMOS devices, comprising multiple N-type source regions, electrically in parallel, located in multiple P-body regions separated by N-type JFET regions at a first surface. The gate overlies the body channel regions and the JFET region lying between the body regions. The JFET region communicates with an underlying drain region via an N-epi region. Ion implantation and heat treatment are used to tailor the net active doping concentration Nd in the JFET region of length Lacc and net active doping concentration Na in the P-body regions of length Lbody so that a charge balance relationship (Lbody*Na)=k1*(Lacc*Nd) between P-body and JFET regions is satisfied, where k1 is about 0.6?k1?1.4. The entire device can be fabricated using planar technology and the charge balanced regions need not extend through the underlying N-epi region to the drain.Type: GrantFiled: December 14, 2005Date of Patent: May 27, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Edouard D. de Frésart, Robert W. Baird, Ganming Qin
-
Patent number: 7372104Abstract: A transistor suitable for high-voltage applications is provided. The transistor is formed on a substrate having a deep well of a first conductivity type. A first well of the first conductivity type and a second well of a second conductivity type are formed such that they are not immediately adjacent each other. The well of the first conductivity type and the second conductivity type may be formed simultaneously as respective wells for low-voltage devices. In this manner, the high-voltage devices may be formed on the same wafer as low-voltage devices with fewer process steps, thereby reducing costs and process time. A doped isolation well may be formed adjacent the first well on an opposing side from the second well to provide further device isolation.Type: GrantFiled: December 12, 2005Date of Patent: May 13, 2008Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Bau Wu, Chien-Shao Tang, Robin Hsieh, Ruey-Hsin Liu, Shun-Liang Hsu
-
Patent number: 7372111Abstract: The superjunction semiconductor device includes a drain drift section, which includes a first alternating conductivity type layer formed of first n-type regions and first p-type regions arranged alternately. The device also includes a peripheral section around the drain drift section, which includes a second alternating conductivity type layer formed of second n-type regions and second p-type regions arranged alternately. The peripheral section further includes a third alternating conductivity type layer in its surface portion. The third alternating conductivity type layer is formed of third n-type regions and third p-type regions arranged alternately. At least the peripheral section is configured to improve the avalanche withstanding capability over the entire device.Type: GrantFiled: August 4, 2005Date of Patent: May 13, 2008Assignee: Fuji Electric Device Technology Co., Ltd.Inventors: Yasuhiko Onishi, Takeyoshi Nishimura, Yasushi Niimura, Masanori Inoue
-
Patent number: 7365392Abstract: Gate electrodes of a TLPM and gate electrodes of planar devices are formed by patterning a same polysilicon layer. Drain electrode(s) and source electrode(s) of the TLPM and drain electrodes and source electrodes of the planar devices are formed by patterning a same metal layer. Therefore, the TLPM and the planar devices can be connected electrically to each other by resulting metal wiring layers and polysilicon layers without the need for performing wire bonding on a printed circuit board.Type: GrantFiled: December 14, 2004Date of Patent: April 29, 2008Assignee: Fuji Electric Co., Ltd.Inventors: Akio Sugi, Naoto Fujishima, Mutsumi Kitamura, Katsuya Tabuchi, Setsuko Wakimoto
-
Patent number: 7361952Abstract: A semiconductor apparatus includes a semiconductor substrate of a first conductivity type, a base region of a second conductivity type formed on a principal surface of the semiconductor substrate, a trench formed in a periphery of the base region, and an endless source region of the first conductivity type formed on a surface of the base region along the trench. In this semiconductor apparatus, the principal planes on side surfaces of the trench are composed of planes [100] and [110]. The interior angle of intersection of adjacent side surfaces of the trench is 135°. A minimum distance between the base region and the plane [110] facing each other through the source region is shorter than a minimum distance between the base region and the plane [100] facing each other through the source region.Type: GrantFiled: November 15, 2005Date of Patent: April 22, 2008Assignee: NEC Electronics CorporationInventors: Yoshinao Miura, Kinya Ohtani
-
Patent number: 7358568Abstract: A process for forming a semiconductor device comprises the steps of providing a semiconductor substrate assembly comprising a semiconductor wafer having an active area formed therein, a plurality of transistor gates each having a TEOS cap thereon and a pair of nitride spacers along each gate, a plurality of conductive plugs each contacting the wafer, and a BPSG layer overlying the transistor gates and contacting the active area. A portion of the BPSG layer is etched thereby exposing the TEOS caps. A portion of the BPSG layer remains on the active area after completion of the etch. Subsequently, a portion of the TEOS caps are removed to expose the transistor gates and a titanium silicide layer is formed simultaneously to contact the transistor gates and the plugs. An inventive structure resulting from the inventive process is also described.Type: GrantFiled: December 16, 2005Date of Patent: April 15, 2008Assignee: Micron Technology, Inc.Inventors: Michael J. Hermes, Kunal R. Parekh
-
Patent number: 7345341Abstract: High voltage semiconductor devices and methods for fabricating the same are provided. An exemplary embodiment of a semiconductor device capable of high-voltage operation, comprising a substrate comprising a first well formed therein. A gate stack is formed overlying the substrate, comprising a gate dielectric layer and a gate electrode formed thereon. A channel well and a second well are formed in portions of the first well. A source region is formed in a portion of the channel well. A drain region is formed in a portion of the second well, wherein the gate dielectric layer comprises a relatively thinner portion at one end of the gate stack adjacent to the source region and a relatively thicker portion at one end of the gate stack adjacent to and directly contacts the drain region.Type: GrantFiled: February 9, 2006Date of Patent: March 18, 2008Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Yi-Chun Lin, Kuo-Ming Wu, Reuy-Hsin Liu
-
Patent number: 7345340Abstract: A semiconductor integrated circuit that has a quick response to changes in source/drain electrode voltage having an LDMOS transistor. The transistor has a second conduction type first well region formed in a first conduction type semiconductor substrate; a first conduction type second well region formed in the first well region; a second conduction type third well region formed in the second well region; a drain region formed in the second well region; a source region formed in the third well region; a gate electrode formed through a gate insulating film over the third well region between the drain region and the source region; and an insulating layer formed between the gate electrode and the drain region. Parasitic capacitances between the semiconductor substrate and the source region and those between the substrate and the drain region are respectively in series.Type: GrantFiled: October 20, 2005Date of Patent: March 18, 2008Assignee: Renesas Technology Corp.Inventors: Mitsuharu Hitani, Toshio Nagasawa, Akihiro Tamura
-
Patent number: 7326996Abstract: The semiconductor device according to one of the aspects of the present invention includes a semiconductor substrate of a first conductivity type, having upper and lower surfaces. A collector region of a second conductivity type is formed on the lower surface of the semiconductor substrate, and a collector electrode is formed on the collector region. Also, at least one pair of isolation regions of the second conductivity type are formed extending from the upper surface of the semiconductor substrate to the collector layer for defining a drift region of the first conductivity type, in conjunction with the collector region. A base region of the second conductivity type is formed adjacent the upper surface of the semiconductor substrate and within the drift region, and an emitter region of the first conductivity type is formed adjacent the upper surface of the semiconductor substrate and within the base region. A gate electrode is formed opposing to the base region via an insulating layer.Type: GrantFiled: October 11, 2005Date of Patent: February 5, 2008Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Mitsuru Kaneda, Hideki Takahashi
-
Patent number: 7323745Abstract: A power MOSFET is disclosed in which the source and drain regions are reversed from their usual positions and the drain is on the top of the chip (the surface containing the junction pattern diffusions) and the source is on the bottom of the chip. A plurality of spaced trenches are formed in the top surface. One group of trenches contain gate polysilicon and a gate oxide to control an invertible channel region along the trench. A second group of the trenches have a buried source contact at their bottoms which are connected between the N source material to the P channel region to short out a parasitic bipolar transistor.Type: GrantFiled: January 25, 2005Date of Patent: January 29, 2008Assignee: International Rectifier CorporationInventor: Daniel M. Kinzer
-
Patent number: 7323753Abstract: To an output of an NMOS having one end connected to a power source, a capacitor and a PMOS are connected. A capacitor is connected to the output of the PMOS. The NMOS and the PMOS are turned on alternately. A pulse is applied to other end of the capacitor which is connected to the output of the NMOS, to shift the output of the NMOS for boosting. Then, a back gate of the NMOS is connected, via a PMOS in an on state, to the power source. With this structure, the PMOS provides a resistor component when the output terminal short-circuits.Type: GrantFiled: August 24, 2004Date of Patent: January 29, 2008Assignee: Sanyo Electric Co. Ltd.Inventors: Kazuo Henmi, Nobuyuki Otaka
-
Patent number: 7268395Abstract: A deep trench super switch device has a plurality of trenches, each of the trenches containing a gate electrode polysilicon layer on top of a plurality of stacked conductive floating polysilicon layers, the remainder of each of the trenches being filled with a nonconductive material.Type: GrantFiled: June 1, 2005Date of Patent: September 11, 2007Assignee: International Rectifier CorporationInventor: Zhijun Qu
-
Patent number: 7253477Abstract: In one embodiment, an edge termination structure is formed in a semiconductor layer of a first conductivity type. The termination structure includes an isolation trench and a conductive layer in contact with the semiconductor layer. The semiconductor layer is formed over a semiconductor substrate of a second conductivity type. In a further embodiment, the isolation trench includes a plurality of shapes that comprise portions of the semiconductor layer.Type: GrantFiled: February 15, 2005Date of Patent: August 7, 2007Assignee: Semiconductor Components Industries, L.L.C.Inventors: Gary H. Loechelt, Peter J. Zdebel, Gordon M. Grivna
-
Patent number: 7238576Abstract: A semiconductor device comprises a drain layer of first conductivity type, drift layers of first and second conductivity types on the drain layer, an insulating film between the drift layers and contacting the drift layers, a first base layer of second conductivity type on a surface of the drift layer of first conductivity type, a source layer of first conductivity type selectively provided on a surface of the first base layer of second conductivity type, a gate insulating film on the first base layer of second conductivity type between the source layer and the drift layer, a gate electrode on the gate insulating film, a second base layer of second conductivity type on a surface of the drift layer, a first main electrode on the drain layer, and a second main electrode on the source layer, the first base layer and the second base layer.Type: GrantFiled: April 1, 2003Date of Patent: July 3, 2007Assignee: Kabushiki Kaisha ToshibaInventors: Masakazu Yamaguchi, Ichiro Omura, Wataru Saito, Takashi Shinohe, Hiromichi Ohashi
-
Patent number: 7235844Abstract: A high-reliability power composite integrated semiconductor device uses thick copper electrodes as current collecting electrodes of a power device portion to resist wire resistance needed for reducing ON-resistance. Furthermore, wire bonding connection of the copper electrodes is secured, and also the time-lapse degradation under high temperature which causes diffusion of copper and corrosion of copper is suppressed. Still furthermore, direct bonding connection can be established to current collecting electrodes in the power device portion, and also established to a bonding pad formed on the control circuit portion in the control circuit portion. A pad area at the device peripheral portion which has been hitherto needed is reduced, so that the area of the device is saved, and the manufacturing cost is reduced.Type: GrantFiled: May 19, 2005Date of Patent: June 26, 2007Assignee: Denso CorporationInventor: Hiroyasu Itou
-
Patent number: 7230302Abstract: A transistor advantageously embodied in a laterally diffused metal oxide semiconductor device having a gate located over a channel region recessed into a semiconductor substrate and a method of forming the same. In one embodiment, the laterally diffused metal oxide semiconductor device includes a source/drain having a lightly doped region located adjacent the channel region and a heavily doped region located adjacent the lightly doped region. The laterally diffused metal oxide semiconductor device further includes an oppositely doped well located under and within the channel region, and a doped region, located between the heavily doped region and the oppositely doped well, having a doping concentration profile less than a doping concentration profile of the heavily doped region.Type: GrantFiled: January 29, 2004Date of Patent: June 12, 2007Assignee: Enpirion, Inc.Inventors: Ashraf W. Lotfi, Jian Tan
-
Patent number: 7224022Abstract: As and B are implanted to side surfaces of trenches 3 by a rotation ion implanting method, and by using a difference between these impurities in diffusion coefficient, the structure in which an n?-type epitaxial Si layer is interposed between trenches 3 is converted into a semiconductor structure consisting of n-type pillar layer 5/p-type pillar layer 4/n-type pillar layer 5 lining up. The structure can function substantially the same role as that of a super junction structure.Type: GrantFiled: March 19, 2004Date of Patent: May 29, 2007Assignee: Kabushiki Kaisha ToshibaInventors: Keinichi Tokano, Yoshihiko Saito, Shigeo Kouzuki, Yasunori Usui, Masaru Izumisawa, Takahiro Kawano
-
Patent number: 7224027Abstract: A method is provided for forming a power semiconductor device. The method begins by providing a substrate of a first or second conductivity type and then forming a voltage sustaining region on the substrate. The voltage sustaining region is formed by depositing an epitaxial layer of a first conductivity type on the substrate and forming at least one trench in the epitaxial layer. A first layer of polysilicon having a second dopant of the second conductivity type is deposited in the trench. The second dopant is diffused to form a doped epitaxial region adjacent to the trench and in the epitaxial layer. A second layer of polysilicon having a first dopant of the first conductivity type is subsequently deposited in the trench. The first and second dopants respectively located in the second and first layers of polysilicon are interdiffused to achieve electrical compensation in the first and second layers of polysilicon.Type: GrantFiled: September 20, 2004Date of Patent: May 29, 2007Assignee: General Semiconductor, Inc.Inventor: Richard A. Blanchard
-
Patent number: 7217976Abstract: A trench type power semiconductor device includes proud gate electrodes that extend out of the trenches and above the surface of the semiconductor body. These proud gate electrodes allow for making ultra-shallow source regions within the semiconductor body using, for example, a low temperature source drive. In addition, a method for manufacturing the trench type power semiconductor device includes a low temperature process flow once the gate electrodes are formed.Type: GrantFiled: February 8, 2005Date of Patent: May 15, 2007Assignee: International Rectifier CorporationInventor: Kyle Spring
-
Patent number: 7205657Abstract: A semiconductor device which includes a laterally extending stack of laterally adjacent conductive semiconductor regions formed over a support surface of a substrate, and a method for fabricating the device.Type: GrantFiled: February 11, 2005Date of Patent: April 17, 2007Assignee: International Rectifier CorporationInventors: Robert Beach, Paul Bridger
-
Patent number: 7202529Abstract: A field effect transistor includes a substrate having a doping of a first conductivity type, a drain area in the substrate having a doping of a second conductivity type oppposite the first conductivity type, a source area in the substrate being laterally spaced from the drain area and having a doping of the second conductivity type, and a channel area in the substrate that is arranged between the source area and the drain area. In a portion of the substrate bordering the drain area, an area having a doping of the second conductivity type, which is connected to the drain area, is arranged such that in the portion alternating regions having the first conductivity type and having the second conductivity type are arranged.Type: GrantFiled: March 11, 2004Date of Patent: April 10, 2007Assignee: Infineon Technologies AGInventors: Ulrich Krumbein, Hans Taddiken
-
Patent number: 7187033Abstract: High side extended-drain MOS driver transistors (T2) are presented in which an extended drain (108, 156) is separated from a first buried layer (120) by a second buried layer (130), wherein an internal or external diode (148) is coupled between the first buried layer (120) and the extended drain (108, 156) to increase the breakdown voltage.Type: GrantFiled: July 14, 2004Date of Patent: March 6, 2007Assignee: Texas Instruments IncorporatedInventor: Sameer Pendharkar
-
Patent number: 7183616Abstract: This invention discloses a method for configuring a power MOSFET package by packaging several paralleled and separated MOSFET chips in the assembly. The method further includes a step of connecting the gate pad on each of these MOSFET chips with a low-resistance gate bus. The package resistance and inductance are significantly reduced and switching speed and heat dissipation are substantially improved.Type: GrantFiled: July 30, 2002Date of Patent: February 27, 2007Assignee: Alpha & Omega Semiconductor, Ltd.Inventors: Anup Bhalla, Sik K Lui, Leeshawn Luo, Yueh-Se Ho
-
Patent number: 7180132Abstract: An HV PMOS device formed on a substrate having an HV well of a first polarity type formed in an epitaxial layer of a second polarity type includes a pair of field oxide regions on the substrate and at least partially over the HV well. Insulated gates are formed on the substrate between the field oxide regions. Stacked hetero-doping rims are formed in the HV well and in self-alignment with outer edges of the gates. A buffer region of the first polarity type is formed in the HV well between and in self-alignment with inner edges of the gates. A drift region of the second polarity type is formed in the buffer region between and in self-alignment with inner edges of the gates. The drift region includes a region having a gradual dopant concentration change, and includes a drain region of the second polarity type.Type: GrantFiled: September 16, 2004Date of Patent: February 20, 2007Assignee: Fairchild Semiconductor CorporationInventors: Jun Cai, Michael Harley-Stead, Jim G. Holt
-
Patent number: 7176524Abstract: In one embodiment, a semiconductor device is formed in a body of semiconductor material. The semiconductor device includes a charge compensating trench formed in proximity to active portions of the device. The charge compensating trench includes a trench filled with various layers of semiconductor material including opposite conductivity type layers.Type: GrantFiled: February 15, 2005Date of Patent: February 13, 2007Assignee: Semiconductor Components Industries, LLCInventors: Gary H. Loechelt, Peter J. Zdebel, Gordon M. Grivna
-
Patent number: 7173308Abstract: A lateral short-channel DMOS includes an epitaxial layer formed on a semiconductor substrate. A first conductivity-type well is formed in the epitaxial layer. A second conductivity-type well is formed in the first conductivity-type well and includes a channel forming region. A source region is formed in the second conductivity-type well. A first conductivity-type ON resistance lowering well is formed in the epitaxial layer so as to contact the first conductivity-type well but not the second conductivity-type well, and includes a higher concentration of a first conductivity-type dopant than the first conductivity-type well. A drain region is formed in the first conductivity-type ON resistance lowering well. A gate electrode is formed above and insulated from at least the channel forming region.Type: GrantFiled: September 18, 2003Date of Patent: February 6, 2007Assignee: Shindengen Electric Manufacturing Co., Ltd.Inventor: Makoto Kitaguchi