Gate Electrode Overlaps The Source Or Drain By No More Than Depth Of Source Or Drain (e.g., Self-aligned Gate) Patents (Class 257/346)
-
Patent number: 8049275Abstract: There is provided a thin film transistor having improved reliability. A gate electrode includes a first gate electrode having a taper portion and a second gate electrode with a width narrower than the first gate electrode. A semiconductor layer is doped with phosphorus of a low concentration through the first gate electrode. In the semiconductor layer, two kinds of n?-type impurity regions are formed between a channel formation region and n+-type impurity regions. Some of the n?-type impurity regions overlap with a gate electrode, and the other n?-type impurity regions do not overlap with the gate electrode. Since the two kinds of n?-type impurity regions are formed, an off current can be reduced, and deterioration of characteristics can be suppressed.Type: GrantFiled: October 31, 2005Date of Patent: November 1, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Shunpei Yamazaki
-
Patent number: 8049254Abstract: A semiconductor device comprises a gate structure on a semiconductor substrate and a recessed region in the semiconductor substrate. The recessed region has a widest lateral opening that is near a top surface of the semiconductor substrate. The widest lateral opening undercuts the gate structure.Type: GrantFiled: March 23, 2009Date of Patent: November 1, 2011Assignee: Texas Instruments IncorporatedInventors: Antonio Luis Pacheco Rotondaro, Trace Q. Hurd, Elisabeth Marley Koontz
-
Patent number: 8022477Abstract: A semiconductor apparatus comprises: a semiconductor substrate; and a lateral type MIS transistor disposed on a surface part of the semiconductor substrate. The lateral type MIS transistor includes: a line coupled with a gate of the lateral type MIS transistor; a polycrystalline silicon resistor that is provided in the line, and that has a conductivity type opposite to a drain of the lateral type MIS transistor; and an insulating layer through which a drain voltage of the lateral type MIS transistor is applied to the polycrystalline silicon resistor.Type: GrantFiled: February 21, 2008Date of Patent: September 20, 2011Assignee: DENSO CORPORATIONInventors: Nozomu Akagi, Shigeki Takahashi, Takashi Nakano, Yasushi Higuchi, Tetsuo Fujii, Yoshiyuki Hattori, Makoto Kuwahara
-
Patent number: 8017997Abstract: A semiconductor structure including a vertical metal-insulator-metal capacitor, and a method for fabricating the semiconductor structure including the vertical metal-insulator-metal capacitor, each use structural components from a dummy metal oxide semiconductor field effect transistor located and formed over an isolation region located over a semiconductor substrate. The dummy metal oxide field effect transistor may be formed simultaneously with a metal oxide semiconductor field effect transistor located over a semiconductor substrate that includes the isolation region. The metal-insulator-metal capacitor uses a gate as a capacitor plate, a uniform thickness gate spacer as a gate dielectric and a contact via as another capacitor plate. The uniform thickness gate spacer may include a conductor layer for enhanced capacitance. A mirrored metal-insulator-metal capacitor structure that uses a single contact via may also be used for enhanced capacitance.Type: GrantFiled: December 29, 2008Date of Patent: September 13, 2011Assignee: International Business Machines CorporationInventors: Ramachandra Divakaruni, Mukta G. Farooq, Jeffrey P. Gambino, Kevin S. Petrarca
-
Patent number: 8008216Abstract: Metal Oxide Semiconductor (MOS) transistors fabricated using current art may utilize a nitridation process on the gate dielectric to improve transistor reliability. Nitridation by the current art, which involves exposing the gate dielectric to a nitridation source, produces a significant concentration of nitrogen at the interface of the gate dielectric and the transistor substrate, which adversely affects transistor performance. This invention comprises the process of depositing a sacrificial layer on the gate dielectric prior to nitridation, exposing the sacrificial layer to a nitridation source, during which time nitrogen atoms diffuse through the sacrificial layer into the gate dielectric, then removing the sacrificial layer without degrading the gate dielectric. Work associated with this invention on high-k gate dielectrics has demonstrated a 20 percent reduction in nitrogen concentration at the gate dielectric—transistor substrate interface.Type: GrantFiled: September 24, 2007Date of Patent: August 30, 2011Assignee: Texas Instruments IncorporatedInventors: Husam Alshareef, Manuel Quevedo Lopez
-
Patent number: 7968950Abstract: A semiconductor device includes a gate electrode having ends that overlap isolation regions, wherein the gate electrode is located over an active region located within a semiconductor substrate. A gate oxide is located between the gate electrode and the active regions, and source/drains are located adjacent the gate electrode and within the active region. An etch stop layer is located over the gate electrode and the gate electrode has at least one electrical contact that extends through the etch stop layer and contacts a portion of the gate electrode that in one embodiment overlies the active region, and in another embodiment is less than one alignment tolerance from the active region.Type: GrantFiled: June 27, 2007Date of Patent: June 28, 2011Assignee: Texas Instruments IncorporatedInventor: Howard Lee Tigelaar
-
Patent number: 7968412Abstract: According to an embodiment of a method for manufacturing a MISFET device, in a semiconductor wafer, a semiconductor layer is formed, having a first type of conductivity and a first level of doping. A first body region and a second body region, having a second type of conductivity, opposite to the first type of conductivity, and an enriched region, extending between the first and second body regions are formed in the semiconductor layer. The enriched region has the first type of conductivity and a second level of doping, higher than the first level of doping. Moreover, a gate electrode is formed over the enriched region and over part of the first and second body regions, and a dielectric gate structure is formed between the gate electrode and the semiconductor layer, the dielectric gate structure having a larger thickness on the enriched region and a smaller thickness on the first and second body regions.Type: GrantFiled: March 11, 2010Date of Patent: June 28, 2011Assignee: STMicroelectronics, S.r.l.Inventors: Orazio Battiato, Domenico Repici, Fabrizio Marco Di Paola, Giuseppe Arena, Angelo Magri′
-
Patent number: 7948571Abstract: A first insulating thin film having a large dielectric constant such as a silicon nitride film is formed so as to cover a source line and a metal wiring that is in the same layer as the source line. A second insulating film that is high in flatness is formed on the first insulating film. An opening is formed in the second insulating film by etching the second insulating film, to selectively expose the first insulating film. A conductive film to serve as a light-interruptive film is formed on the second insulating film and in the opening, whereby an auxiliary capacitor of the pixel is formed between the conductive film and the metal wiring with first the insulating film serving as a dielectric. The effective aperture ratio can be increased by forming the auxiliary capacitor in a selected region where the influences of alignment disorder of liquid crystal molecules, i.e., disclination, are large.Type: GrantFiled: January 23, 2009Date of Patent: May 24, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hisashi Ohtani, Yasushi Ogata
-
Patent number: 7943987Abstract: A semiconductor component has a drift zone and a drift control zone, a drift control zone dielectric, which is arranged in sections between the drift zone and the drift control zone, and has a first and a second connection zone, which are doped complementarily with respect to one another and which form a pn junction between the drift control zone and a section of the drift zone.Type: GrantFiled: October 18, 2007Date of Patent: May 17, 2011Assignee: Infineon Technologies Austria AGInventors: Armin Willmeroth, Anton Mauder, Franz Hirler, Stefan Sedlmaier, Frank Pfirsch
-
Patent number: 7923337Abstract: Improved fin field effect transistor (FinFET) devices and methods for the fabrication thereof are provided. In one aspect, a method for fabricating a field effect transistor device comprises the following steps. A substrate is provided having a silicon layer thereon. A fin lithography hardmask is patterned on the silicon layer. A dummy gate structure is placed over a central portion of the fin lithography hardmask. A tiller layer is deposited around the dummy gate structure. The dummy gate structure is removed to reveal a trench in the filler layer, centered over the central portion of the fin lithography hardmask, that distinguishes a fin region of the device from source and drain regions of the device. The fin lithography hardmask in the fin region is used to etch a plurality of fins in the silicon layer. The trench is filled with a gate material to form a gate stack over the fins.Type: GrantFiled: June 20, 2007Date of Patent: April 12, 2011Assignee: International Business Machines CorporationInventors: Josephine B. Chang, Michael A. Guillorn, Wilfried Haensch, Katherine Lynn Saenger
-
Patent number: 7915129Abstract: A process of fabricating a transistor employs a relatively thicker sacrificial nitride layer that reduces the time and cost associated with chemical-mechanical polish (CMP) processes by reducing the topography associated with the transistor. The process includes forming the gate oxide region and a field oxide region on a substrate. A polysilicon layer is formed on the gate oxide region and the field oxide region. A sacrificial nitride layer is formed on the polysilicon layer, wherein the sacrificial nitride layer has a thickness approximately equal to or greater than a thickness of the gate oxide region. A polysilicon gate is formed by selectively removing portions of the polysilicon layer and the sacrificial layer to expose a portion of the gate oxide region adjacent to the polysilicon gate. Source/drain regions are formed adjacent to the polysilicon gate using lightly-doped drain (LDD) implantation. A spacer layer is formed over the polysilicon gate and source/drain regions.Type: GrantFiled: April 22, 2009Date of Patent: March 29, 2011Assignee: Polar Semiconductor, Inc.Inventor: Daniel J. Fertig
-
Patent number: 7915681Abstract: A device includes a first transistor including a fin and a second transistor including a fin, the fin of the first transistor having a lower charge carrier mobility than the fin of the second transistor. In a method, the fin of the first transistor is treated to have a lower charge carrier mobility than the fin of the second transistor.Type: GrantFiled: June 18, 2007Date of Patent: March 29, 2011Assignee: Infineon Technologies AGInventors: Jörg Berthold, Christian Pacha, Klaus von Arnim
-
Patent number: 7906810Abstract: A LDMOS device for an ESD protection circuit is provided. The LDMOS device includes a substrate of a first conductivity type, a deep well region of a second conductivity type, a body region of the first conductivity type, first and second doped regions of the second conductivity type, and a gate electrode. The deep well region is disposed in the substrate. The body region and the first doped region are respectively disposed in the deep well region. The second doped region is disposed in the body region. The gate electrode is disposed on the deep well region between the first and second doped regions. It is noted that the body region does not include a doped region of the first conductivity type having a different doped concentration from the body region.Type: GrantFiled: August 6, 2008Date of Patent: March 15, 2011Assignee: United Microelectronics Corp.Inventors: Chang-Tzu Wang, Tien-Hao Tang
-
Patent number: 7897960Abstract: A self-aligned carbon-nanotube field effect transistor semiconductor device comprises a carbon-nanotube deposited on a substrate, a source and a drain formed at a first end and a second end of the carbon-nanotube, respectively, and a gate formed substantially over a portion of the carbon-nanotube, separated from the carbon-nanotube by a dielectric film.Type: GrantFiled: August 20, 2009Date of Patent: March 1, 2011Assignee: International Business Machines CorporationInventors: Joerg Appenzeller, Phaedon Avouris, Kevin K. Chan, Philip G. Collins, Richard Martel, Hon-Sum Philip Wong
-
Patent number: 7893491Abstract: Embodiments of semiconductor structures are provided for a semiconductor device employing a superjunction structure. The device includes interleaved regions of first and second semiconductor materials of, respectively, first and second conductivity types and first and second mobilities. The second conductivity type is opposite the first conductivity type and the second mobility exceeds the first mobility for a first carrier type. The first and second semiconductor materials are separated by substantially parallel PN junctions and form a superjunction structure. The device also includes electrical contacts coupled to the first and second materials so that, in response to applied signals, a principal current of the first carrier type flows through the second material.Type: GrantFiled: January 20, 2009Date of Patent: February 22, 2011Assignee: Freescale Semiconductor, Inc.Inventor: Edouard D. deFresart
-
Patent number: 7893492Abstract: A semiconductor structure is provided that includes a plurality of vertically stacked and vertically spaced apart semiconductor nanowires (e.g., a semiconductor nanowire mesh) located on a surface of a substrate. One end segment of each vertically stacked and vertically spaced apart semiconductor nanowires is connected to a source region and another end segment of each vertically stacked and vertically spaced apart semiconductor nanowires is connected to a drain region. A gate region including a gate dielectric and a gate conductor abuts the plurality of vertically stacked and vertically spaced apart semiconductor nanowires, and the source regions and the drain regions are self-aligned with the gate region.Type: GrantFiled: February 17, 2009Date of Patent: February 22, 2011Assignee: International Business Machines CorporationInventors: Stephen W. Bedell, Josephine B. Chang, Paul Chang, Michael A. Guillorn, Jeffrey W. Sleight
-
Publication number: 20110012198Abstract: A semiconductor device 19-1 includes a source electrode 3s and a drain electrode 3d disposed on a substrate 1, an insulating partition wall 5, which has a first opening 5a reaching end portions of the source electrode 3s and the drain electrode 3d and between these electrodes 3s-3d and which is disposed on the substrate 1, a channel portion semiconductor layer 7a, which is composed of a semiconductor layer 7 formed from above the partition wall 5 and which is disposed on the bottom portion of the first opening 5a while being separated from the semiconductor 7 on the partition wall 5, a gate insulating film 9 formed all over the surface from above the semiconductor layer 7 including the channel portion semiconductor layer 7a, and a gate electrode 11a disposed on the gate insulating film 9 while overlapping the channel portion semiconductor layer 7a.Type: ApplicationFiled: July 1, 2008Publication date: January 20, 2011Applicant: Sony CorporationInventor: Iwao Yagi
-
Patent number: 7868396Abstract: A power semiconductor component includes a drift zone in a semiconductor body, a component junction and a compensation zone. The component junction is disposed between the drift zone and a further component zone, which is configured such that when a blocking voltage is applied to the component junction, a space charge zone forms extending generally in a first direction in the drift zone. The compensation zone is disposed adjacent to the drift zone in a second direction and includes at least one high-dielectric material having a temperature-dependent dielectric constant. The temperature dependence of the compensation zone varies in the second direction.Type: GrantFiled: January 31, 2007Date of Patent: January 11, 2011Assignee: Infineon Technologies Austria AGInventors: Michael Rueb, Franz Hirler
-
Patent number: 7863683Abstract: Example embodiments are directed to a method of forming a field effect transistor (FET) and a field effect transistor (FET) including a source/drain pair that is elevated with respect to the corresponding gate structure.Type: GrantFiled: March 6, 2007Date of Patent: January 4, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Keunnam Kim, Makoto Yoshida
-
Patent number: 7858454Abstract: A method is provided for forming a self-aligned carbon nanotube (CNT) field effect transistor (FET). According to one feature, a self-aligned source-gate-drain (S-G-D) structure is formed that allows for the shrinking of the gate length to arbitrarily small values, thereby enabling ultra-high performance CNT FETs. In accordance with another feature, an improved design of the gate to possess a “T”-shape, referred to as the “T-Gate,” thereby enabling a reduction in gate resistance and further providing an increased power gain. The self-aligned T-gate CNT FET is formed using simple fabrication steps to ensure a low cost, high yield process.Type: GrantFiled: July 29, 2008Date of Patent: December 28, 2010Assignee: RF Nano CorporationInventor: Amol M. Kalburge
-
Publication number: 20100295022Abstract: Nanowire-based field-effect transistors (FETs) and techniques for the fabrication thereof are provided. In one aspect, a FET is provided having a plurality of device layers oriented vertically in a stack, each device layer having a source region, a drain region and a plurality of nanowire channels connecting the source region and the drain region, wherein one or more of the device layers are configured to have a different threshold voltage from one or more other of the device layers; and a gate common to each of the device layers surrounding the nanowire channels.Type: ApplicationFiled: May 21, 2009Publication date: November 25, 2010Applicant: International Business Machines CorporationInventors: Josephine Chang, Paul Chang, Michael A Guillorn, Jeffrey Sleight
-
Patent number: 7816217Abstract: A method for manufacturing a semiconductor device includes providing a substrate comprising silicon, cleaning the substrate, performing a first low pressure chemical vapor deposition (LPCVD) process using a first source gas to selectively deposit a seeding layer of silicon (Si) over the substrate, performing a second LPCVD process using a second source gas to selectively deposit a first layer of silicon germanium (SiGe) over the layer of Si, the second source gas including hydrochloride at a first flow rate, and performing a third LPCVD process using a third source gas including hydrochloride at a second flow rate. The first flow rate is substantially lower than the second flow rate.Type: GrantFiled: December 22, 2005Date of Patent: October 19, 2010Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Li-Te S. Lin, Pang-Yen Tsai, Chih-Chien Chang, Tze-Liang Lee
-
Patent number: 7800114Abstract: Manufacture of TFTs corresponding to various circuits makes structures thereof complex, which involves a larger number of manufacturing steps. Such an increase in the number of the manufacturing steps leads to a higher manufacturing cost and a lower manufacturing yield. In the invention, a high concentration of impurities is doped by using as masks a tapered resist that is used for the manufacture of a tapered gate electrode, and the tapered gate electrode, and then the tapered gate electrode is etched in the perpendicular direction using the resist as a mask. A semiconductor layer under the thusly removed tapered portion of the gate electrode is doped with a low concentration of impurities.Type: GrantFiled: May 7, 2008Date of Patent: September 21, 2010Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Satoru Okamoto
-
Patent number: 7800173Abstract: According to an embodiment of a method for manufacturing a MISFET device, in a semiconductor wafer, a semiconductor layer is formed, having a first type of conductivity and a first level of doping. A first body region and a second body region, having a second type of conductivity, opposite to the first type of conductivity, and an enriched region, extending between the first and second body regions are formed in the semiconductor layer. The enriched region has the first type of conductivity and a second level of doping, higher than the first level of doping. Moreover, a gate electrode is formed over the enriched region and over part of the first and second body regions, and a dielectric gate structure is formed between the gate electrode and the semiconductor layer, the dielectric gate structure having a larger thickness on the enriched region and a smaller thickness on the first and second body regions.Type: GrantFiled: February 29, 2008Date of Patent: September 21, 2010Assignee: STMicroelectronics, S.r.l.Inventors: Orazio Battiato, Domenico Repici, Fabrizio Marco Di Paola, Giuseppe Arena, Angelo Magri′
-
Patent number: 7791143Abstract: In some embodiments, an opening is formed through a first material, and sidewall topography of the opening is utilized to form a pair of separate anisotropically etched spacers. The spacers are utilized to pattern lines in material underlying the spacers. Some embodiments include constructions having one or more openings which contain steep sidewalls joining to one another at shallow sidewall regions. The constructions may also contain lines along and directly against the steep sidewalls, and spaced from one another by gaps along the shallow sidewall regions.Type: GrantFiled: March 6, 2009Date of Patent: September 7, 2010Assignee: Micron Technology, Inc.Inventor: Lee DeBruler
-
Publication number: 20100207208Abstract: A semiconductor structure is provided that includes a plurality of vertically stacked and vertically spaced apart semiconductor nanowires (e.g., a semiconductor nanowire mesh) located on a surface of a substrate. One end segment of each vertically stacked and vertically spaced apart semiconductor nanowires is connected to a source region and another end segment of each vertically stacked and vertically spaced apart semiconductor nanowires is connected to a drain region. A gate region including a gate dielectric and a gate conductor abuts the plurality of vertically stacked and vertically spaced apart semiconductor nanowires, and the source regions and the drain regions are self-aligned with the gate region.Type: ApplicationFiled: February 17, 2009Publication date: August 19, 2010Applicant: International Business Machines CorporationInventors: Stephen W. Bedell, Josephine B. Chang, Paul Chang, Michael A. Guillorn, Jeffery W. Sleight
-
Patent number: 7763936Abstract: A lateral MOS device is formed in a body having a surface and is formed by a semiconductor layer of a first conductivity type; a drain region of a second conductivity type, formed in the semiconductor layer and facing the surface; a source region of the second conductivity type, formed in the semiconductor layer and facing the surface; a channel of the first conductivity type, formed in the semiconductor layer between the drain region and the source region and facing the surface; and an insulated gate region, formed on top of the surface over the channel region. In order to improve the dynamic performance, a conductive region extends only on one side of the insulated gate region, on top of the drain region but not on top of the insulated gate region.Type: GrantFiled: September 8, 2005Date of Patent: July 27, 2010Assignee: STMicroelectronics, S.r.l.Inventors: Antonello Santangelo, Salvatore Cascino, Leonardo Gervasi
-
Patent number: 7754571Abstract: A method for forming a strained channel in a semiconductor device is provided, comprises providing of a transistor comprising a gate stack exposed with a gate electrode on a semiconductor substrate, a pair of source/drain regions in the substrate on opposite sides of the gate stack and a pair of spacers on opposing sidewalls of the gate stack. A passivation layer is formed to cover the gate electrode and spacers of the transistor. A passivation layer is formed to cover the gate electrode and the spacers. A recess region is formed in each of the source/drain regions, wherein an edge of the recess region aligns to an outer edge of the spacers. The recess regions are filled with a strain-exerting material, thereby forming a strained channel region in the semiconductor substrate between the source/drain regions.Type: GrantFiled: November 3, 2006Date of Patent: July 13, 2010Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Ken Liao, Kuo-Hua Pan, Yun-Hsiu Chen, Syun-Ming Jang, Yi-Ching Lin
-
Patent number: 7750396Abstract: A semiconductor device includes: a semiconductor substrate; a source region and a drain region formed in the upper part of the semiconductor substrate so as to be spaced; a channel region formed in a part of the semiconductor substrate between the source region and the drain region; a first dielectric film formed on the channel region of the semiconductor substrate; a second dielectric film formed on the first dielectric film and having a higher permittivity than the first dielectric film; a third dielectric film formed on at least an end surface of the second dielectric film near the drain region out of end surfaces of the second dielectric film near the source and drain regions; and a gate electrode formed on the second dielectric film and the third dielectric film.Type: GrantFiled: May 23, 2006Date of Patent: July 6, 2010Assignee: Panasonic CorporationInventor: Yoshinori Takami
-
Publication number: 20100155841Abstract: A Semiconductor device and method for fabricating the same are disclosed. The method includes implanting first conduction type impurities into a semiconductor substrate to form a first well, implanting second conduction type impurities into the first well to form a second well, implanting second conduction type impurities into the second well to form an impurity region, forming a gate on the semiconductor substrate, and implanting second conduction type impurities to form a drain region in the impurity region on one side of the gate.Type: ApplicationFiled: December 4, 2009Publication date: June 24, 2010Inventor: Jong Min Kim
-
Publication number: 20100133612Abstract: The use of strained gate electrodes in integrated circuits results in a transistor having improved carrier mobility, improved drive characteristics, and reduced source drain junction leakage. The gate electrode strain can be obtained through non symmetric placement of stress inducing structures as part of the gate electrode.Type: ApplicationFiled: February 1, 2010Publication date: June 3, 2010Inventors: Gurtej S. Sandhu, Kunal R. Parekh
-
Patent number: 7728388Abstract: A power semiconductor device includes a P type silicon substrate; a deep N well in the P type silicon substrate; a P grade region in the deep N well; a P+ drain region in the P grade region; a first STI region in the P grade region; a second STI region in the P grade region, wherein the first and second STI region isolate the P+ drain region; a third STI region in the deep N well; a gate electrode overlying an area between the second and third STI regions and covering a portion of the second STI region; a gate dielectric layer between the gate electrode and the P type silicon substrate; a P well formed at one side of the third STI region; and a P+ source region in the P well.Type: GrantFiled: December 19, 2008Date of Patent: June 1, 2010Assignee: United Microelectronics Corp.Inventor: Min-Hsuan Tsai
-
Patent number: 7663187Abstract: An extension region is formed by ion implantation under masking by a gate electrode, and then a substance having a diffusion suppressive function over an impurity contained in a source-and-drain is implanted under masking by the gate electrode and a first sidewall spacer so as to form amorphous layers a semiconductor substrate within a surficial layer thereof and in alignment with the first sidewall spacer, to thereby form an amorphous diffusion suppressive region.Type: GrantFiled: November 21, 2007Date of Patent: February 16, 2010Assignee: Fujitsu Microelectronics LimitedInventors: Takashi Saiki, Hiroyuki Ohta, Hiroyuki Kanata
-
Patent number: 7656049Abstract: The use of strained gate electrodes in integrated circuits results in a transistor having improved carrier mobility, improved drive characteristics, and reduced source drain junction leakage. The gate electrode strain is obtained through non symmetric placement of stress inducing structures as part of the gate electrode. Silicon nitride layers may be placed on one side of the gate electrode in a compressive mode, or on the other side of the gate electrode in a tensile mode to obtain similar results.Type: GrantFiled: December 22, 2005Date of Patent: February 2, 2010Assignee: Micron Technology, Inc.Inventors: Gurtej S. Sandhu, Kunal R. Parekh
-
Patent number: 7646060Abstract: Method for producing a field effect transistor having a source region (9), a drain region and a channel layer (11) interconnecting the source and drain regions, and including the step of providing a sacrificial layer (4) on part of a semiconductor material (1) whose edge is used to define the edge of an implant, such as the source region (9), in the semiconductor material (1), where the edge (4c) of the sacrificial layer (4) is subsequently used to define the edge of a gate (16).Type: GrantFiled: September 5, 2003Date of Patent: January 12, 2010Assignee: Cree Sweden ABInventors: Christopher Harris, Andrei Konstantinov
-
Patent number: 7635856Abstract: A self-aligned carbon-nanotube field effect transistor semiconductor device comprises a carbon-nanotube deposited on a substrate, a source and a drain formed at a first end and a second end of the carbon-nanotube, respectively, and a gate formed substantially over a portion of the carbon-nanotube, separated from the carbon-nanotube by a dielectric film.Type: GrantFiled: August 7, 2007Date of Patent: December 22, 2009Assignee: International Business Machines CorporationInventors: Joerg Appenzeller, Phaedon Avouris, Kevin K. Chan, Philip G. Collins, Richard Martel, Hon-Sum Philip Wong
-
Patent number: 7633124Abstract: A silicon nitride film having a thickness of 3 nm or less is formed on the surfaces of a P-well and N-well, as well as on the upper and side surfaces of a gate electrode, in which the silicon nitride film can be formed, for example, by exposing the surface of the P-well and N-well, and the upper and side surfaces of the gate electrode to a nitrogen-gas-containing plasma using a magnetron RIE apparatus. Then, pocket layers, extension layers and source/drain layers are formed while leaving the silicon nitride film unremoved.Type: GrantFiled: July 14, 2006Date of Patent: December 15, 2009Assignee: Fujitsu Microelectronics LimitedInventor: Takashi Saiki
-
Patent number: 7612414Abstract: A semiconductor structure is provided which includes a first semiconductor device in a first active semiconductor region and a second semiconductor device in a second active semiconductor region. A first dielectric liner overlies the first semiconductor device and a second dielectric liner overlies the second semiconductor device, with the second dielectric liner overlapping the first dielectric liner at an overlap region. The second dielectric liner has a first portion having a first thickness contacting an apex of the second gate conductor and a second portion extending from peripheral edges of the second gate conductor which has a second thickness substantially greater than the first thickness. A first conductive via contacts at least one of the first or second gate conductors and the conductive via extends through the first and second dielectric liners at the overlap region. A second conductive via may contact at least one of a source region or a drain region of the second semiconductor device.Type: GrantFiled: March 29, 2007Date of Patent: November 3, 2009Assignees: International Business Machines Corporation, Samsung Electronics Co., Ltd.Inventors: Xiangdong Chen, Jun Jung Kim, Young Gun Ko, Jae-Eun Park, Haining S. Yang
-
Patent number: 7605026Abstract: A method of fabricating self-aligned metal oxide TFTs on transparent flexible substrates is disclosed and includes the steps of providing a transparent flexible substrate with at least an opaque first metal TFT electrode in a supporting relationship on the front surface of the substrate and a layer of transparent material, including at least one of a metal oxide semiconductor and/or a gate dielectric, on the front surface of the substrate and the first metal TFT electrode. A layer of photoresist is positioned in overlying relationship to the layer of transparent material. Dual photo masks are positioned over the front and rear surfaces of the substrate, respectively, and the layer of photoresist is exposed. The layer of photoresist is developed and used to form a layer of second metal.Type: GrantFiled: December 3, 2007Date of Patent: October 20, 2009Assignee: CBRITE, Inc.Inventors: Chan-Long Shieh, Hsing-Chung Lee
-
Patent number: 7598536Abstract: A semiconductor device includes a semiconductor substrate having a resistor region, an isolation layer disposed in the resistor region, the isolation layer defining active regions, first conductive layer patterns disposed on the active regions, a second conductive layer pattern covering the first conductive layer patterns and disposed on the isolation layer, the second conductive layer pattern and the first conductive layer patterns constituting a load resistor pattern, an upper insulating layer disposed over the load resistor pattern, and resistor contact plugs disposed over the active regions, the resistor contact plugs penetrating the upper insulating layer to contact the load resistor pattern.Type: GrantFiled: October 31, 2007Date of Patent: October 6, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Eun-Young Choi, Eun-Jin Baek
-
Publication number: 20090242984Abstract: Aimed at providing a semiconductor device capable preventing transistor characteristics from departing from design characteristics, the semiconductor device of the present invention has a gate insulating film and a gate electrode positioned over a channel forming region; two second-conductivity-type, high-concentration impurity diffused layers which function as the source and drain of a transistor; two second-conductivity-type, low-concentration impurity diffused layers having a concentration lower than that of the second-conductivity-type, high-concentration impurity diffused layers, provided respectively around the second-conductivity-type, high-concentration impurity diffused layers, so as to expand the second-conductivity-type, high-concentration impurity diffused layers in the depth-wise direction and the channel-length-wise direction; and a first-conductivity-type buried layer having a concentration higher than that of the semiconductor layer, positioned below the second-conductivity-type, low-concentraType: ApplicationFiled: February 24, 2009Publication date: October 1, 2009Applicant: NEC ELECTRONICS CORPORATIONInventor: Kousuke Yoshida
-
Patent number: 7579248Abstract: A method for improving uniformity of stressors of MOS devices is provided. The method includes forming a gate dielectric over a semiconductor substrate, forming a gate electrode on the gate dielectric, forming a spacer on respective sidewalls of the gate electrode and the gate dielectric, forming a recess in the semiconductor adjacent the spacer, and depositing SiGe in the recess to form a SiGe stressor. The method further includes etching the SiGe stressor to improve the uniformity of SiGe stressors.Type: GrantFiled: February 13, 2006Date of Patent: August 25, 2009Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yu-Lien Huang, Jim Huang, Ling-Yen Yeh, Hun-Jan Tao
-
Patent number: 7560773Abstract: A vertical-type semiconductor device for controlling a current flowing between electrodes opposed against each other across a semiconductor substrate, including: a semiconductor substrate having first and second surfaces opposed against each other; a first electrode formed in the first surface; a second electrode formed in the second surface through a high-resistance electrode whose resistance is Rs; and a third electrode formed along at least a part of the outer periphery of the second surface, wherein a potential difference Vs between the second and third electrodes is measured with a current I flowing between the first and second electrodes, and the current I is detected from the resistance Rs and the potential difference Vs.Type: GrantFiled: August 9, 2006Date of Patent: July 14, 2009Assignee: Mitsubishi Electric CorporationInventor: Masahiro Tanaka
-
Patent number: 7560776Abstract: A semiconductor device includes first and second electrodes disposed apart from each other on a substrate, a gate electrode disposed so as to face the first and second electrodes and to cover at least part of each of the first and second electrodes, a semiconductor layer disposed between the first and second electrodes and the gate electrode, and a gate insulating layer disposed between the gate electrode and the semiconductor layer, the gate insulating layer having a film thickness that is greater in portions located directly above areas where the first and second electrodes are under the gate electrode than in a portion located directly above an area between the first and second electrodes.Type: GrantFiled: March 27, 2006Date of Patent: July 14, 2009Assignee: Seiko Epson CorporationInventor: Soichi Moriya
-
Patent number: 7560753Abstract: A field effect transistor and a method of fabricating the field effect transistor. The field effect transistor includes: a silicon body, a perimeter of the silicon body abutting a dielectric isolation; a source and a drain formed in the body and on opposite sides of a channel formed in the body; and a gate dielectric layer between the body and an electrically conductive gate electrode, a bottom surface of the gate dielectric layer in direct physical contact with a top surface of the body and a bottom surface the gate electrode in direct physical contact with a top surface of the gate dielectric layer, the gate electrode having a first region having a first thickness and a second region having a second thickness, the first region extending along the top surface of the gate dielectric layer over the channel region, the second thickness greater than the first thickness.Type: GrantFiled: February 26, 2008Date of Patent: July 14, 2009Assignee: International Business Machines CorporationInventors: Brent Alan Anderson, Andres Bryant, William F. Clark, Jr., Edward Joseph Nowak
-
Patent number: 7511340Abstract: Semiconductor devices have gate structures on a semiconductor substrate with first spacers on sidewalls of the respective gate structures. First contact pads are positioned between the gate structures and have heights lower than the heights of the gate structures. Second spacers are disposed on sidewalls of the first spacers and on exposed sidewalls of the first contact pads. Second contact pads are disposed on the first contact pads.Type: GrantFiled: July 18, 2007Date of Patent: March 31, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Deok-Hyung Lee, Si-Young Choi, Byeong-Chan Lee, Chul-Sung Kim, In-Soo Jung, Jong-Ryeol Yoo
-
Patent number: 7492006Abstract: Semiconductor devices having a transistor and methods of fabricating such devices are disclosed. The device may include a gate pattern formed on a substrate, spacers formed on sidewalls of the gate pattern, a surface insulation layer that may contact the substrate is interposed between the spacers and the substrate. An inversion layer is provided in the surface region of the substrate under the surface insulation layer. The surface insulation layer is formed of a material generating large quantities of surface states at an interface between the substrate and the surface insulation layer.Type: GrantFiled: August 30, 2005Date of Patent: February 17, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Gyoung-Ho Buh, Yu-Gyun Shin, Sang-Jin Hyun, Guk-Hyon Yon
-
Patent number: 7485924Abstract: In a lateral double-diffused field effect transistor of the present invention, a gate insulating film includes a first gate insulating film covering a source diffusion layer up to a region beyond the pattern of a body diffusion layer and a second gate insulating film having a film thickness larger than that of the first gate insulating film and covering a region closer to a drain diffusion layer than the region covered by the first gate insulating film. A boundary between the first gate insulating film and the second gate insulating film is composed of a straight portion parallel to a side of the pattern of the body diffusion layer and a corner portion surrounding an vertex of the pattern of the body diffusion layer from a distance. A distance between the vertex of the pattern of the body diffusion layer and the corner portion of the boundary is equal to or smaller than a distance between the side of the pattern of the body diffusion layer and the straight portion of the boundary.Type: GrantFiled: August 25, 2006Date of Patent: February 3, 2009Assignee: Sharp Kabushiki KaishaInventors: Takahiro Takimoto, Hiroki Nakamura, Toshihiko Fukushima
-
Publication number: 20080315309Abstract: Improved fin field effect transistor (FinFET) devices and methods for the fabrication thereof are provided. In one aspect, a method for fabricating a field effect transistor device comprises the following steps. A substrate is provided having a silicon layer thereon. A fin lithography hardmask is patterned on the silicon layer. A dummy gate structure is placed over a central portion of the fin lithography hardmask. A tiller layer is deposited around the dummy gate structure. The dummy gate structure is removed to reveal a trench in the filler layer, centered over the central portion of the fin lithography hardmask, that distinguishes a fin region of the device from source and drain regions of the device. The fin lithography hardmask in the fin region is used to etch a plurality of fins in the silicon layer. The trench is filled with a gate material to form a gate stack over the fins.Type: ApplicationFiled: June 20, 2007Publication date: December 25, 2008Applicant: International Business Machines CorporationInventors: Josephine B. Chang, Michael A. Guillorn, Wilfried Haensch, Katherine Lynn Saenger
-
Patent number: 7436026Abstract: A semiconductor device may include a semiconductor substrate and at least one metal oxide semiconductor field-effect transistor (MOSFET). The at least one MOSFET may include spaced apart source and drain regions in the semiconductor substrate, and a superlattice channel including a plurality of stacked groups of layers on the semiconductor substrate between the source and drain regions. The superlattice channel may have upper surface portions vertically stepped above adjacent upper surface portions of the source and drain regions. Each group of layers of the superlattice channel may include a plurality of stacked base semiconductor monolayers defining a base semiconductor portion and an energy band-modifying layer thereon. The energy-band modifying layer may include at least one non-semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor. The at least one MOSFET may additionally include a gate overlying the superlattice channel.Type: GrantFiled: September 14, 2004Date of Patent: October 14, 2008Assignee: Mears Technologies, Inc.Inventor: Scott A. Kreps