Gate Electrode Overlaps The Source Or Drain By No More Than Depth Of Source Or Drain (e.g., Self-aligned Gate) Patents (Class 257/346)
-
Publication number: 20080211021Abstract: According to an embodiment of a method for manufacturing a MISFET device, in a semiconductor wafer, a semiconductor layer is formed, having a first type of conductivity and a first level of doping. A first body region and a second body region, having a second type of conductivity, opposite to the first type of conductivity, and an enriched region, extending between the first and second body regions are formed in the semiconductor layer. The enriched region has the first type of conductivity and a second level of doping, higher than the first level of doping. Moreover, a gate electrode is formed over the enriched region and over part of the first and second body regions, and a dielectric gate structure is formed between the gate electrode and the semiconductor layer, the dielectric gate structure having a larger thickness on the enriched region and a smaller thickness on the first and second body regions.Type: ApplicationFiled: February 29, 2008Publication date: September 4, 2008Applicant: STMicroelectronics S.r.I.Inventors: Orazio Battiato, Domenico Repici, Fabrizio Marco Di Paola, Giuseppe Arena, Angelo Magri
-
Patent number: 7420241Abstract: A semiconductor memory device includes a memory cell which includes a first gate insulation film provided on the semiconductor substrate; a floating gate electrode provided on the first gate insulation film; a second gate insulation film provided on the floating gate electrode; a control gate electrode provided on the second gate insulation film; a source layer and a drain layer that are provided in the semiconductor substrate, the source layer and the drain layer respectively being provided either side of a channel region which is below the floating gate electrode; a source electrode that is electrically connected to the source layer; a buffer film provided on the drain layer; and a memory cell including a drain electrode electrically connected to the drain layer through the buffer film, wherein when viewing the surface of the semiconductor substrate from above, an overlapped area between the floating gate electrode and the drain layer is smaller than an overlapped area between the floating gate electrode anType: GrantFiled: November 21, 2005Date of Patent: September 2, 2008Assignee: Kabushiki Kaisha ToshibaInventor: Takamitsu Ishihara
-
Publication number: 20080203475Abstract: An extension region is formed by ion implantation under masking by a gate electrode, and then a substance having a diffusion suppressive function over an impurity contained in a source-and-drain is implanted under masking by the gate electrode and a first sidewall spacer so as to form amorphous layers a semiconductor substrate within a surficial layer thereof and in alignment with the first sidewall spacer, to thereby form an amorphous diffusion suppressive region.Type: ApplicationFiled: November 21, 2007Publication date: August 28, 2008Applicant: FUJITSU LIMITEDInventors: Takashi Saiki, Hiroyuki Ohta, Hiroyuki Kanata
-
Publication number: 20080157199Abstract: In patterning a transistor, some of a layer of gate dielectric material is allowed to remain over a semiconductor substrate upon which the transistor is formed. This remaining dielectric material retards the implantation of dopants into the underlying substrate, effectively lengthening a channel region of the transistor. This mitigates unwanted short channel effects, such as leakage currents, for example, and thus mitigates yield loss by establishing a transistor that performs in a more predictable or otherwise desirable manner.Type: ApplicationFiled: March 16, 2007Publication date: July 3, 2008Inventors: Vidyut Gopal, Shankar Sinha, Jean Yee-Mei Yang, Phillip L. Jones
-
Patent number: 7355245Abstract: A field effect transistor (FET) device includes a gate conductor formed over a semiconductor substrate, a source region having a source extension that overlaps and extends under the gate conductor, and a drain region having a drain extension that overlaps and extends under the gate conductor only at selected locations along the width of the gate conductor.Type: GrantFiled: March 28, 2007Date of Patent: April 8, 2008Assignee: International Business Machines CorporationInventors: Huilong Zhu, Oleg Gluschenkov
-
Patent number: 7348629Abstract: MOSFET devices suitable for operation at gate lengths less than about 40 nm, and methods of their fabrication is being presented. The MOSFET devices include a ground plane formed of a monocrystalline Si based material. A Si based body layer is epitaxially disposed over the ground plane. The body layer is doped with impurities of opposite type than the ground plane. The gate has a metal with a mid-gap workfunction directly contacting a gate insulator layer. The gate is patterned to a length of less than about 40 nm, and possibly less than 20 nm. The source and the drain of the MOSFET are doped with the same type of dopant as the body layer. In CMOS embodiments of the invention the metal in the gate of the NMOS and the PMOS devices may be the same metal.Type: GrantFiled: April 20, 2006Date of Patent: March 25, 2008Assignee: International Business Machines CorporationInventors: Jack Oon Chu, Bruce B. Doris, Meikei Ieong, Jing Wang
-
Patent number: 7345341Abstract: High voltage semiconductor devices and methods for fabricating the same are provided. An exemplary embodiment of a semiconductor device capable of high-voltage operation, comprising a substrate comprising a first well formed therein. A gate stack is formed overlying the substrate, comprising a gate dielectric layer and a gate electrode formed thereon. A channel well and a second well are formed in portions of the first well. A source region is formed in a portion of the channel well. A drain region is formed in a portion of the second well, wherein the gate dielectric layer comprises a relatively thinner portion at one end of the gate stack adjacent to the source region and a relatively thicker portion at one end of the gate stack adjacent to and directly contacts the drain region.Type: GrantFiled: February 9, 2006Date of Patent: March 18, 2008Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Yi-Chun Lin, Kuo-Ming Wu, Reuy-Hsin Liu
-
Patent number: 7332775Abstract: A protruding spacer that protrudes above the top surface of a gate electrode structure provides enhanced resistance to exposure of the gate electrode during the etch process used to form self-aligned contacts. The protruding spacer may be formed using an amorphous carbon sacrificial layer as the top layer of the patterned gate electrode structure. Dielectric spacers are formed alongside the gate electrode structure, including alongside the sacrificial amorphous carbon layer. The dielectric spacers extend substantially to the top of the amorphous carbon layer. The amorphous carbon layer is then removed such that the remaining gate structure includes dielectric spacers that have a protruding section that protrudes above the top surface of the remaining gate structure. A nitride layer may be formed over the gate structure. Such a structure prevents exposure of the gate electrode during the formation of self-aligned contacts, and shorting, once the contact openings are filled.Type: GrantFiled: October 4, 2006Date of Patent: February 19, 2008Assignee: Agere Systems Inc.Inventors: Kurt George Steiner, Gerald W. Gibson, Jr., Eduardo Jose Quinones
-
Patent number: 7323726Abstract: A method and apparatus for coupling to a common line in an array. Gate structures of an integrated circuit are formed. Source and drain regions adjacent to the gate structures are implanted. A source contact from a metal Vss line to a source region is formed. Dopants of the source and drain regions diffuse laterally to overlap. The overlapping diffusion regions conduct and couple the drain region to a source region. Beneficially, the drain region is coupled to the metal Vss line. As a beneficial result, source contacts may be formed along a line of drain contacts in associated rows of drain contacts, and coupled to a common source line via the novel overlapping diffusion regions. A plurality of word lines may be formed without any bending in the word lines to accommodate source contacts that are larger than the source line.Type: GrantFiled: September 9, 2003Date of Patent: January 29, 2008Assignee: Spansion LLCInventors: Kuo-Tung Chang, Yu Sun
-
Patent number: 7288814Abstract: A method for doping a polysilicon gate conductor, without implanting the substrate in a manner that would effect source/drain formation is provided. The inventive method comprises forming at least one polysilicon gate region atop a substrate; forming oxide seed spacers abutting the polysilicon gate; forming source/drain oxide spacers selectively deposited on the oxide seed spacers by liquid phase deposition, and implanting at least one polysilicon gate region, wherein the source/drain oxide spacers protect an underlying portion of the substrate. Multiple gate regions may be processed on a single substrate using conventional patterning. A block-mask provided by patterned photoresist can be used prior to implantation to pre-select the substrate area for gate conductor doping with one dopant type.Type: GrantFiled: November 7, 2005Date of Patent: October 30, 2007Assignee: International Business Machines CorporationInventors: Anthony I. Chou, Toshiharu Furukawa, Steven J. Holmes
-
Patent number: 7288817Abstract: The present invention teaches a method of forming a MOSFET transistor having a silicide gate which is not subject to problems produced by etching a metal containing layer when forming the gate stack structure. A gate stack is formed over a semiconductor substrate comprising a gate oxide layer, a conducting layer, and a first insulating layer. Sidewall spacers are formed adjacent to the sides of the gate stack structure and a third insulating layer is formed over the gate stack and substrate. The third insulating layer and first insulating layer are removed to expose the conducting layer and, at least one unetched metal-containing layer is formed over and in contact with the conducting layer. The gate stack structure then undergoes a siliciding process with different variations to finally form a silicide gate.Type: GrantFiled: January 12, 2005Date of Patent: October 30, 2007Assignee: Micron Technology, Inc.Inventors: Werner Juengling, Richard H. Lane
-
Patent number: 7253482Abstract: A field effect transistor (FET) device includes a gate conductor formed over a semiconductor substrate, a source region having a source extension that overlaps and extends under the gate conductor, and a drain region having a drain extension that overlaps and extends under the gate conductor only at selected locations along the width of the gate conductor.Type: GrantFiled: August 3, 2005Date of Patent: August 7, 2007Assignee: International Business Machines CorporationInventors: Huilong Zhu, Oleg Gluschenkov
-
Patent number: 7221021Abstract: A high voltage device with retrograde well is disclosed. The device comprises a substrate, a gate region formed on the substrate, and a retrograde well placed in the substrate next to the gate region, wherein the retrograde well reduces a dopant concentration on the surface of the substrate, thereby minimizing damages to the gate region.Type: GrantFiled: June 25, 2004Date of Patent: May 22, 2007Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Kuo-Ming Wu, Chen-Bau Wu, Ruey-Hsin Liu, Shun-Liang Hsu
-
Patent number: 7211961Abstract: There is provided a method of easily forming thin film transistors having the same characteristics in fabricating a differential circuit or a current mirror circuit utilizing two thin film transistors made of a polycrystalline silicon semiconductor. Four each thin film transistors are used in a differential circuit and a current mirror circuit, respectively. The thin film transistors are arranged to be symmetric to each other about a symmetry center instead of using thin film transistors arranged adjacently on the substrate in the respective circuits.Type: GrantFiled: May 2, 2003Date of Patent: May 1, 2007Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Jun Koyama
-
Patent number: 7205609Abstract: A method of forming a semiconductor device may include forming a fin structure extending from a substrate. The fin structure may include first and second source/drain regions and a channel region therebetween, and the first and second source/drain regions may extend a greater distance from the substrate than the channel region. A gate insulating layer may be formed on the channel region, and a gate electrode may be formed on the gate insulating layer so that the gate insulating layer is between the gate electrode and the channel region. Related devices are also discussed.Type: GrantFiled: May 25, 2004Date of Patent: April 17, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Deok-Hyung Lee, Si-Young Choi, Byeong-Chan Lee, Yong-Hoon Son, In-Soo Jung
-
Patent number: 7176520Abstract: To reduce the size and improve the power added efficiency of an RF power module having an amplifier element composed of a silicon power MOSFET, the on resistance and feedback capacitance, which were conventionally in a trade-off relationship, are reduced simultaneously by forming the structure of an offset drain region existing between a gate electrode and an n+ type drain region of the power MOSFET into a double offset one. More specifically, this is accomplished by adjusting the impurity concentration of an n? type offset drain region, which is closest to the gate electrode, to be relatively low and adjusting the impurity concentration of an n type offset drain region, which is distant from the gate electrode, to be relatively high.Type: GrantFiled: July 30, 2004Date of Patent: February 13, 2007Assignee: Renesas Technology Corp.Inventors: Tomoyuki Miyake, Masatoshi Morikawa, Yutaka Hoshino, Makoto Hatori
-
Patent number: 7176526Abstract: A semiconductor device 1910 comprises a semiconductor substrate 100 including an isolation region 101 and an active region 102, a gate electrode 104 provided on the active region 102 via a gate insulating film 103, part of a side of the gate electrode 104 being covered with a gate electrode side wall insulating film 105, and a source region 106 and a drain region 106 provided on opposite sides of the gate electrode 104 via the gate electrode side wall insulating film 105. At least one of the source region 106 and the drain region 106 has a second surface for contacting a contact conductor. The second surface is tilted with respect to a first surface A–A?. An angle between the second surface and a surface of the isolation region is 80 degrees or less.Type: GrantFiled: July 27, 2004Date of Patent: February 13, 2007Assignee: Sharp Kabushiki KaishaInventors: Hiroshi Iwata, Akihide Shibata, Seizo Kakimoto, Kouichiro Adachi, Masayuki Nakano
-
Patent number: 7173306Abstract: The invention relates to a method for fabricating a drift zone of a vertical semiconductor component and to a vertical semiconductor component having the following features: a semiconductor body (100) having a first side (101) and a second side (102), a drift zone (30) of a first conduction type which is arranged in the region between the first and the second sides (101, 102) and is formed for the purpose of taking up a reverse voltage, a field electrode arrangement arranged in the drift zone (30) and having at least one electrically conducted field electrode (40; 40A–40E; 90A–90J) arranged in a manner insulated from the semiconductor body (100), an electrical potential of the at least one field electrode (40; 40A–40E; 90A–90J) varying in the vertical direction of the semiconductor body (100) at least when a reverse voltage is applied.Type: GrantFiled: August 27, 2004Date of Patent: February 6, 2007Assignee: Infineon Technologies AGInventors: Franz Hirler, Ralf Henninger, Frank Pfirsch, Markus Zundel, Jenoe Tihanyi
-
Patent number: 7157757Abstract: The invention includes semiconductor constructions, methods of forming gatelines, and methods of forming transistor structures. The invention can include, for example, a damascene method of forming a gateline. A thin segment of dielectric material is formed between two thicker segments of dielectric material, with the thin and thicker segments of dielectric material being within an opening. A gateline material is formed within the opening and over the thin and thicker segments of dielectric material. The construction comprising the gateline material over the thin and thicker segments of dielectric material can be supported by a semiconductor substrate having a primary surface which defines a horizontal direction. The thin and thicker segments of dielectric material can comprise upper surfaces substantially parallel to the primary surface of the substrate, and can join to one another at steps having primary surfaces substantially orthogonal to the primary surface of the substrate.Type: GrantFiled: September 28, 2005Date of Patent: January 2, 2007Assignee: Micron Technology, Inc.Inventors: Kunal R. Parekh, H. Montgomery Manning
-
Patent number: 7154146Abstract: The invention provides a technique to fabricate a dielectric plug in a MOSFET. The invention includes apparatus and systems that include one or more devices including a MOSFET having a dielectric plug. The dielectric plug is fabricated by forming an oxide layer over exposed source and drain regions in the substrate including a gate electrode stack. The formed oxide layer in the source and drain regions are then substantially removed to expose the substrate in the source and drain regions and to leave a portion of the oxide layer under the gate electrode stack to form the dielectric plug and a channel region between the source and drain regions.Type: GrantFiled: November 18, 2005Date of Patent: December 26, 2006Assignee: Micron Technology, Inc.Inventors: Hongmei Wang, Zhongze Wang
-
Patent number: 7091097Abstract: A method of fabricating a semiconductor device comprises forming a gate electrode over a substrate and forming deep amorphous regions within the substrate. And implanting dopants to form deep source/drain regions at a depth less than that of the deep amorphous regions, partially re-crystallizing portions of the deep amorphous regions to reduce their depth, and re-crystallizing the reduced amorphous regions to form activated final source/drain regions.Type: GrantFiled: September 3, 2004Date of Patent: August 15, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Eric N. Paton, Qi Xiang, Cyrus E. Tabery, Bin Yu, Robert B. Ogle
-
Patent number: 7078769Abstract: Memory elements, switching elements, and peripheral circuits to constitute a nonvolatile memory are integrally formed on a substrate by using TFTs. Since semiconductor active layers of memory element TFTs are thinner than those of other TFTs, impact ionization easily occurs in channel regions of the memory element TFTs. This enables low-voltage write/erase operations to be performed on the memory elements, and hence the memory elements are less prone to deteriorate. Therefore, a nonvolatile memory capable of miniaturization can be provided.Type: GrantFiled: June 15, 2004Date of Patent: July 18, 2006Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Jun Koyama, Keisuke Hayashi
-
Patent number: 7067880Abstract: The present invention teaches a method of forming a MOSFET transistor having a silicide gate which is not subject to problems produced by etching a metal containing layer when forming the gate stack structure. A gate stack is formed over a semiconductor substrate comprising a gate oxide layer, a conducting layer, and a first insulating layer. Sidewall spacers are formed adjacent to the sides of the gate stack structure and a third insulating layer is formed over the gate stack and substrate. The third insulating layer and first insulating layer are removed to expose the conducting layer and, at least one unetched metal-containing layer is formed over and in contact with the conducting layer. The gate stack structure then undergoes a siliciding process with different variations to finally form a silicide gate.Type: GrantFiled: September 30, 2003Date of Patent: June 27, 2006Assignee: Micron Technology, Inc.Inventors: Werner Juengling, Richard H. Lane
-
Patent number: 7057236Abstract: After forming a gate electrode on a semiconductor substrate, ion implantation is performed on the semiconductor substrate by using the gate electrode as a mask to form low concentration impurity regions, and thereafter first sidewall insulating films are formed on the side surfaces of the gate electrode. Next, by using the gate electrode and the first sidewall insulating films as a mask, ion implantation is performed on the semiconductor substrate to form high concentration impurity regions, and thereafter second sidewall insulating films are formed on the side surfaces of the first sidewall insulating films. After that, by using each sidewall insulating film as a mask, metal silicide layers are selectively formed on each surface of the semiconductor substrate and the gate electrode.Type: GrantFiled: November 13, 2003Date of Patent: June 6, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Takayuki Yamada, Isao Miyanaga
-
Semiconductor memory device and fabrication method thereof using damascene gate and epitaxial growth
Patent number: 7034368Abstract: A semiconductor memory device and fabrication method of same includes the processes of forming sacrifice gates on a silicon substrate with the sacrifice gates apart from each other. A first conductive layer is formed on an exposed portion of the silicon substrate between the sacrifice gates and a first inter-insulation layer is formed that exposes the first conductive layer and the sacrifice gates. The exposed sacrifice gates are removed to form openings and damascene gates are subsequently formed in the openings. Capping layers are formed on the top of the gates and a second conductive layer is formed on the exposed first conductive layer. A second inter-insulation layer is formed on the silicon substrate, and bit line contacts that expose the second conductive layer are formed by etching the second inter-insulation layer.Type: GrantFiled: November 30, 2004Date of Patent: April 25, 2006Assignee: Samsung Electronics Co., Ltd.Inventor: Du-Heon Song -
Patent number: 7022562Abstract: A field-effect transistor including: a support substrate, an active area forming a channel; a first active gate which is associated with a first face of the active area; source and drain areas which are formed in the active area and which are self-aligned on the first gate; a second insulated gate which is associated with a second face of the active region opposite the first face of the active region. According to the invention, the second gate is self-aligned on the first gate and, together with the first gate, forms a mesa structure on a support substrate.Type: GrantFiled: August 30, 2002Date of Patent: April 4, 2006Assignee: Commissariat a L'Energie AtomiqueInventor: Simon Deleonibus
-
Patent number: 7012300Abstract: Reducing the manufacturing cost of an EL display device and an electronic device furnished with the EL display device is taken as an objective. A textured structure in which projecting portions are formed on the surface of a cathode is used. External stray light is diffusely (irregularly) reflected by the action of the projecting portions when reflected by the surface of the cathode, and therefore a defect in which the face of an observer or the surrounding scenery is reflected in the surface of the cathode can be prevented. This can be completed without using a conventionally necessary high price circular polarizing film, and therefore it is possible to reduce the cost of manufacturing the EL display device.Type: GrantFiled: March 10, 2003Date of Patent: March 14, 2006Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Shunpei Yamazaki
-
Patent number: 7002208Abstract: A semiconductor device and a method for manufacturing the semiconductor device capable of reducing a short channel effect are provided. The semiconductor device is made up of a pair of impurity regions for a source and a drain formed on a semiconductor substrate, a gate having a gate electrode used to control a drain current and side walls formed on both sides of the gate electrode and a pair of electrode members formed on both sides of the semiconductor substrate and in a manner to be in contact with the side walls. As impurity regions, there are provided first impurity regions formed by thermal diffusion of impurities from each of the electrode members and second impurity regions each having a thickness being smaller than that of the first impurity region and extending below the gate electrode, which are formed by thermal diffusion of impurities from the side walls.Type: GrantFiled: July 2, 2001Date of Patent: February 21, 2006Assignee: Oki Electric Industry Co., Ltd.Inventor: Hiroyuki Tanaka
-
Patent number: 6977419Abstract: The invention provides a technique to fabricate a dielectric plug in a MOSFET. The dielectric plug is fabricated by forming an oxide layer over exposed source and drain regions in the substrate including a gate electrode stack. The formed oxide layer in the source and drain regions are then substantially removed to expose the substrate in the source and drain regions and to leave a portion of the oxide layer under the gate electrode stack to form the dielectric plug and a channel region between the source and drain regions.Type: GrantFiled: September 1, 2004Date of Patent: December 20, 2005Assignee: Micron Technology, Inc.Inventors: Hongmei Wang, Zhongze Wang
-
Patent number: 6974999Abstract: It is an object to suppress a change in a characteristic of a semiconductor device with a removal of a hard mask while making the most of an advantage of a gate electrode formed by using the hard mask. A gate electrode (3) is formed by etching using a hard mask as a mask and the hard mask remains on an upper surface of the gate electrode (3) at a subsequent step. In the meantime, the upper surface of the gate electrode (3) can be therefore prevented from being unnecessarily etched. The hard mask is removed after ion implantation for forming a source-drain region. Consequently, the influence of the removal of the hard mask on a characteristic of a semiconductor device can be suppressed. In that case, moreover, a surface of a side wall (4) is also etched by a thickness of (d) so that an exposure width of an upper surface of the source-drain region is increased. After the removal of the hard mask, it is easy to salicide the gate electrode (3) and to form a contact on the gate electrode (3).Type: GrantFiled: October 7, 2002Date of Patent: December 13, 2005Assignee: Renesas Technology Corp.Inventor: Tsuyoshi Sugihara
-
Patent number: 6969659Abstract: A FinFET structure that prevents parasitic electrical leakages between its gate region and its fin region and between its gate region and its epitaxial region (source/drain regions). The structure is formed by first forming a fin region on top of an electrically insulating layer. Next, a gate stack having gate spacers thereon is formed on top of and electrically insulated from the fin region. Then, the final S/D (source/drain) regions are formed by epitaxially growing a semiconductor material from the two ends of the fin region not covered by the gate stack. Next, another electrically insulating layer is formed on top of the structure except the gate spacers. Next, the gate spacers and portions of the gate stack beneath them are replaced with a dielectric material.Type: GrantFiled: August 12, 2004Date of Patent: November 29, 2005Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Edward J. Nowak
-
Patent number: 6960808Abstract: A method for fabricating a semiconductor device is described. A gate dielectric layer is formed on a substrate, and several gate structures having a gate conductor, a cap layer and spacers are formed on the gate dielectric layer. A mask layer is formed over the substrate covering a portion of the gate structures. Removing the cap layer and spacers that are not covered by the mask layer. After the mask layer is removed, a dielectric layer is formed over the substrate covering the gate structures. A self-aligned contact-hole is formed in the dielectric layer. A conductive layer is formed in the self-aligned contact hole and on the dielectric layer. Since the cap layer and spacers that are not covered by the mask layer are removed and substituted by the dielectric layer having lowerdielectric constant property, the parasitic capacitance can be reduced.Type: GrantFiled: December 8, 2003Date of Patent: November 1, 2005Assignee: ProMOS Technologies Inc.Inventor: Yu-Piao Wang
-
Patent number: 6927448Abstract: A NAND type dual bit nitride read only memory and a method for fabricating thereof are provided. Firstly, a plurality of isolation layers, which are spaced and parallel to each other are formed in the substrate. Next, a plurality of word lines and a plurality of oxide-nitride-oxide (ONO) stack structures are formed on the substrate. The word lines are spaced and parallel to each other, and also the word lines are perpendicular to the isolation layers. Each of the ONO stack structure is located between the corresponding word line and the substrate. And then a plurality of discontinuous bit lines, which are located between the word lines and between the isolation layers are formed on the substrate. The structure of the present invention of the NAND type dual bit nitride read only memory is similar to that of a complementary metal-oxide semiconductor (CMOS), and their fabrication processes are fully compatible.Type: GrantFiled: October 14, 2003Date of Patent: August 9, 2005Assignee: Macronix International Co. Ltd.Inventor: Chien-Hung Liu
-
Patent number: 6924528Abstract: In a bottom gate type semiconductor device made of a semiconductor layer with crystal structure, source/drain regions are constructed by a lamination layer structure including a first conductive layer (n+ layer), a second conductive layer (n? layer) having resistance higher than the first conductive layer, and an intrinsic or substantially intrinsic semiconductor layer (i layer). At this time, the n? layer acts as LDD region, and the i layer acts as an offset region is a film thickness direction.Type: GrantFiled: May 2, 2003Date of Patent: August 2, 2005Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Jun Koyama, Takeshi Fukunaga
-
Patent number: 6917085Abstract: The present invention provides a semiconductor transistor using an L-shaped spacer. The semiconductor transistor includes a gate pattern formed on a semiconductor substrate and an L-shaped third spacer formed beside the gate pattern and having a horizontal protruding portion. An L-shaped fourth spacer is formed between the third spacer and the gate pattern, and between the third spacer and the substrate. A high-concentration junction area is positioned in the substrate beyond the third spacer, and a low-concentration junction area is positioned under the horizontal protruding portion of the third spacer. A medium-concentration junction area is positioned between the high- and low-concentration junction areas.Type: GrantFiled: December 8, 2003Date of Patent: July 12, 2005Assignee: Samsung Electronics Co., Ltd.Inventors: Geum-Jong Bae, Nae-In Lee, Hwa-Sung Rhee, Young-Gun Ko, Tae-Hee Choe, Sang-Su Kim
-
Patent number: 6911694Abstract: An LDMOS transistor and a bipolar transistor with LDMOS structures are disclosed for suitable use in high withstand voltage device applications, among others. The LDMOS transistor includes a drain well region 21 formed in P-type substrate 1, and also formed therein spatially separated one another are a channel well region 23 and a medium concentration drain region 24 having an impurity concentration larger than that of drain well region 21, which are simultaneously formed having a large diffusion depth through thermal processing. A source 11s is formed in channel well region 23, while a drain 11d is formed in drain region 24 having an impurity concentration larger than that of drain region 24. In addition, a gate electrode 11g is formed over the well region, overlying the partially overlapped portions with well region 23 and drain region 24 and being separated from drain 11d.Type: GrantFiled: June 26, 2002Date of Patent: June 28, 2005Assignee: Ricoh Company, Ltd.Inventors: Takaaki Negoro, Keiji Fujimoto
-
Patent number: 6906389Abstract: An MOS electronic device is formed to reduce drain/gate capacity and to increase cutoff frequency. The device includes a field insulating layer that covers a drain region, delimits an active area with an opening, houses a body region in the active area, and houses a source region in the body region. A portion of the body region between drain and source regions forms a channel region. A polycrystalline silicon structure extends along the edge of the opening, partially on the field insulating and active layers. The polycrystalline silicon structure includes a gate region extending along a first portion of the edge on the channel region and partially surrounding the source region and a non-operative region extending along a second portion of the edge, electrically insulated and at a distance from the gate region.Type: GrantFiled: September 9, 2002Date of Patent: June 14, 2005Assignee: STMicroelectronics S.r.l.Inventors: Riccardo Depetro, Anna Ponza, Antonio Gallerano
-
Patent number: 6894356Abstract: A static random access memory (SRAM) cell is given increased stability and latch-up immunity by fabricating the PMOS load transistors of the SRAM cell to have a very low drain/source dopant concentration. The drain/source regions of the PMOS load transistors are formed entirely by a P?? blanket implant. The PMOS load transistors are masked during subsequent implant steps, such that the drain/source regions of the PMOS load transistors do not receive additional P-type (or N-type) dopant. The P?? blanket implant results in PMOS load transistors having drain/source regions with dopant concentrations of 1e17 atoms/cm3 or less. The dopant concentration of the drain/source regions of the PMOS load transistors is significantly lower than the dopant concentration of lightly doped drain/source regions in PMOS transistors used in peripheral circuitry.Type: GrantFiled: March 15, 2002Date of Patent: May 17, 2005Assignee: Integrated Device Technology, Inc.Inventor: Jeong Yeol Choi
-
Patent number: 6894350Abstract: A semiconductor device, methods for manufacturing the semiconductor device, and an integrated circuit including the semiconductor device are disclosed. The semiconductor device includes an LDMOS transistor and a MOS transistor, both formed simultaneously on a same substrate. The gate electrodes and the gate oxide layers of the LDMOS and the MOS are formed independently from one another. The source and drain regions of the LDMOS and the MOS are respectively formed in a self-aligned manner. In this way, the LDMOS and the MOS can be formed, in an effective manner, while sustaining the respective desired characteristics.Type: GrantFiled: July 23, 2004Date of Patent: May 17, 2005Assignee: Ricoh Company, Ltd.Inventors: Akira Shimizu, Takaaki Negoro
-
Patent number: 6891228Abstract: A method and structure for a CMOS device comprises depositing a silicon over insulator (SOI) wafer over a buried oxide (BOX) substrate, wherein the SOI wafer has a predetermined thickness; forming a gate dielectric over the SOI wafer, forming a shallow trench isolation (STI) region over the BOX substrate, wherein the STI region is configured to have a generally rounded corner; forming a gate structure over the gate dielectric; depositing an implant layer over the SOI wafer; performing one of N-type and P-type dopant implantations in the SOI wafer and the implant layer; and hearing the device to form source and drain regions from the implant layer and the SOI wafer, wherein the source and drain regions have a thickness greater than the predetermined thickness of the SOI wafer, wherein the gate dielectric is positioned lower than the STI region.Type: GrantFiled: September 28, 2004Date of Patent: May 10, 2005Assignee: International Business Machines CorporationInventors: Heemyong Park, Byoung H. Lee, Paul D. Agnello, Dominic J. Schepis, Ghavam G. Shahidi
-
Patent number: 6891227Abstract: A self-aligned carbon-nanotube field effect transistor semiconductor device comprises a carbon-nanotube deposited on a substrate, a source and a drain formed at a first end and a second end of the carbon-nanotube, respectively, and a gate formed substantially over a portion of the carbon-nanotube, separated from the carbon-nanotube by a dielectric film.Type: GrantFiled: March 20, 2002Date of Patent: May 10, 2005Assignee: International Business Machines CorporationInventors: Joerg Appenzeller, Phaedon Avouris, Kevin K. Chan, Richard Martel, Hon-Sum Philip Wong, Philip G. Collins
-
Patent number: 6881630Abstract: Field effect transistors (FETs) include an integrated circuit substrate having a surface, and a gate on the surface. A pair of recessed regions in the substrate are located beneath the surface. Respective ones of the recessed regions are located on respective opposite sides of the gate. Each of the recessed regions define a sidewall and a floor. An elevated source/drain structure on each of the recessed regions is at least as thick adjacent to the gate as remote from the gate. A gate spacer may be included between the gate and the elevated source/drain region. The gate spacer can comprise an insulating film. Preferably, the source/drain structure extends to the sidewall of the recessed region. The elevated source/drain structure is preferably free of a facet adjacent the gate. The present invention also relates to methods for fabricating a field effect transistors (FET) having an elevated source/drain structure.Type: GrantFiled: April 30, 2003Date of Patent: April 19, 2005Assignee: Samsung Electronics Co., Ltd.Inventors: Won-sang Song, Jung-woo Park, Gil-gwang Lee, Tae-hee Choe
-
Patent number: 6864533Abstract: A semiconductor substrate includes a first principal plane and a second principal plane opposite this first principal plane. A first semiconductor region is formed on the first principal plane of the semiconductor substrate. Second and third semiconductor regions are formed separately from each other on the first semiconductor region. A gate electrode is formed, via a gate insulator, on the first semiconductor region between the second semiconductor region and the third semiconductor region. An electric conductor is formed up to the semiconductor substrate from the second semiconductor region and electrically connects the second semiconductor region with the semiconductor substrate. A first main electrode is formed on the second principal plane of the semiconductor substrate and is electrically connected to the semiconductor substrate. A second main electrode is formed on the first semiconductor region via insulators and is electrically connected to the third semiconductor region.Type: GrantFiled: September 12, 2001Date of Patent: March 8, 2005Assignee: Kabushiki Kaisha ToshibaInventors: Norio Yasuhara, Akio Nakagawa, Yusuke Kawaguchi, Kazutoshi Nakamura
-
Patent number: 6847080Abstract: The objective of this invention is to provide a semiconductor device and its manufacturing method with which the offset can be kept fixed even in high breakdown voltage MOS transistors, and that can accommodate high voltages for high breakdown voltage MOS transistors and miniaturization of MOS transistors for low voltage drive. Its constitution provides for inner side wall insulating films 14 and 24 and outer side wall insulating films 16 and 26 formed at both sides of the gate electrodes 12 and 22 in both high breakdown voltage transistor TR2 and transistor TR1 for low voltage drive, and heavily doped region 27 is formed in breakdown voltage transistor TR2 using both inner side wall insulating film 24 and outer side wall insulating film 26 as masks so that offset d2 is controlled by the combined widths of the two side wall insulating films. In transistor TR1 for low voltage drive, heavily doped region 15 is formed using only inner side wall insulating film 14 as the mask, and offset d1 is controlled.Type: GrantFiled: December 19, 2002Date of Patent: January 25, 2005Assignee: Texas Instruments IncorporatedInventors: Hirofumi Komori, Mitsuru Yoshikawa
-
Patent number: 6838732Abstract: To provide a semiconductor device with reduced parasitic capacity in the vicinity of gate electrodes, and a method for manufacturing such a semiconductor device. The semiconductor device comprises a gate electrode formed on a silicon semiconductor substrate 1 through a gate oxide film, and a pair of impurity diffusion layers formed on the surface region of the silicon semiconductor substrate at both sides of the gate electrode. A silicon nitride film acting as a sidewall spacer is formed so as to cover the sidewall of the gate electrode, and the silicon nitride film is allowed to extend to the surface of the silicon semiconductor substrate 1 in the vicinity of the gate electrode in a substantially L-shaped profile.Type: GrantFiled: October 9, 2001Date of Patent: January 4, 2005Assignee: Renesas Technology Corp.Inventors: Motoshige Igarashi, Hiroyuki Amishiro
-
Patent number: 6838777Abstract: Gate electrodes (3) are formed on a semiconductor substrate (1), each with a gate insulating film (2) interposed therebetween. A pair of offset spacers (4) are respectively formed on opposite side faces of each of the gate insulating film (2) and the gate electrodes (3). Diffusion layers (5) are formed in the semiconductor substrate (1) on opposite sides of a portion of the semiconductor substrate (1) immediately under each of the gate electrodes (3), by ion implantation.Type: GrantFiled: August 27, 2003Date of Patent: January 4, 2005Assignee: Renesas Technology Corp.Inventor: Motoshige Igarashi
-
Publication number: 20040256673Abstract: An embodiment of the present invention includes a gate dielectric layer, a polysilicon layer, and a gate electrode. The gate dielectric layer is on a substrate. The substrate has a gate area, a source area, and a drain area. The polysilicon layer is on the gate dielectric layer at the gate area. The gate electrode is on the polysilicon layer and has arc-shaped sidewalls.Type: ApplicationFiled: July 21, 2004Publication date: December 23, 2004Inventors: Brian Doyle, Jack Kavalieros
-
Publication number: 20040256672Abstract: A new MOSFET structure capable of controlling short-channel effects in an ultra-small MOSFET, whose channel length is less than or equal to 10 nm, has been disclosed. The MOSFET comprises a channel region whose channel length is less than or equal to 10 nm, a source region and a drain region formed at both sides of the channel region, an insulating film provided so as to cover at least the channel region, and a gate electrode provided so as to face the channel region via the insulating film, wherein the length of the gate electrode is greater than the channel length and both ends of the gate electrode overlap the source region and the drain region via the insulating film.Type: ApplicationFiled: June 16, 2004Publication date: December 23, 2004Applicant: Semiconductor Technology Academic Research CenterInventor: Hideaki Tsuchiya
-
Patent number: 6822291Abstract: A method and apparatus thereof for fabricating an integrated circuit on a laminate having a gate electrode layer over a silicon dioxide layer. Detection of the gate etch endpoint signal is improved by maximizing the use of a faster etching dopant material (e.g., n-type dopant) and minimizing the use of a slower etching dopant material (e.g., p-type dopant) in the gate electrode layer. In one embodiment, a first portion of the gate electrode layer, substantially corresponding only to the location at which a gate is to be formed, is doped with the slower etching dopant material. The remaining portion of the gate electrode layer is doped with the faster etching dopant material; thus, more of the gate electrode layer is doped with the faster etching dopant material than with the slower etching dopant material. A gate mask is aligned over the gate electrode layer, and the unmasked portions of the gate electrode layer are removed using an etchant.Type: GrantFiled: February 11, 2003Date of Patent: November 23, 2004Assignee: Koninklijke Philips Electronics N.V.Inventors: Calvin Todd Gabriel, Tammy D. Zheng, Emmanuel de Muizon, Linda A. Leard
-
Patent number: 6815772Abstract: In a field effect type device having a thin film-like active layer, there is provided a thin film-like semiconductor device including a top side gate electrode on the active layer and a bottom side gate electrode connected to a static potential, the bottom side gate electrode being provided between the active layer and a substrate. The bottom side gate electrode may be electrically connected to only one of a source and a drain of the field effect type device. Also, the production methods therefor are disclosed.Type: GrantFiled: December 17, 2002Date of Patent: November 9, 2004Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Yasuhiko Takemura