With Specific Isolation Means In Integrated Circuit Patents (Class 257/446)
-
Patent number: 12191336Abstract: Various embodiments of the present disclosure are directed towards an image sensor. The image sensor includes a deep trench isolation (DTI) structure disposed in a substrate. A pixel region of the substrate is disposed within an inner perimeter of the DTI structure. A photodetector is disposed in the pixel region of the substrate. A gate electrode structure overlies, at least partially, the pixel region of the substrate. A first gate dielectric structure partially overlies the pixel region of the substrate. A second gate dielectric structure partially overlies the pixel region of the substrate. The gate electrode structure overlies both a portion of the first gate dielectric structure and a portion of the second gate dielectric structure. The first gate dielectric structure has a first thickness. The second gate dielectric structure has a second thickness that is greater than the first thickness.Type: GrantFiled: May 23, 2022Date of Patent: January 7, 2025Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tzu-Jui Wang, Dun-Nian Yaung, Chen-Jong Wang, Ming-Chieh Hsu, Wei-Cheng Hsu, Yuichiro Yamashita
-
Patent number: 12184986Abstract: An efficient tool to remove amplifier glow from low-light and long-exposure digital images, without sacrificing the useful signal contained in these images. This is particularly useful in deep space imagery, where long exposure times are common, and wherein the darkness of the capture images further highlights the effects of amplifier glow.Type: GrantFiled: December 29, 2022Date of Patent: December 31, 2024Assignee: LUXEMBBOURG INSTITUTE OF SCIENCE AND TECHNOLOGY (LIST)Inventor: Olivier Parisot
-
Patent number: 12183759Abstract: An apparatus includes a first substrate having a pixel area and a second substrate superimposed on the first substrate, a first processing unit for processing signals output from a plurality of pixels, and a second processing unit for performing processing based on a neural network calculation model. At least part of the first processing unit and at least part of the second processing unit are disposed on either the first substrate or the second substrate. A wiring density of a plurality of first wirings connected to the first processing unit is different from a wiring density of a plurality of second wirings connected to the second processing unit.Type: GrantFiled: January 25, 2022Date of Patent: December 31, 2024Assignee: Canon Kabushiki KaishaInventor: Masahiro Kobayashi
-
Patent number: 12176370Abstract: Some embodiments relate to an image sensor. The image sensor includes a semiconductor substrate including a pixel region and a peripheral region. A backside isolation structure extends into a backside of the semiconductor substrate and laterally surrounds the pixel region. The backside isolation structure includes a metal core, and a dielectric liner separates the metal core from the semiconductor substrate. A conductive feature is disposed over a front side of the semiconductor substrate. A through substrate via extends from the backside of the semiconductor substrate through the peripheral region to contact the conductive feature. The through substrate via is laterally offset from the backside isolation structure. A conductive bridge is disposed beneath the backside of the semiconductor substrate and electrically couples the metal core of the backside isolation structure to the through substrate via.Type: GrantFiled: June 2, 2021Date of Patent: December 24, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Min-Feng Kao, Dun-Nian Yaung, Jen-Cheng Liu, Wen-Chang Kuo, Sheng-Chau Chen, Feng-Chi Hung, Sheng-Chan Li
-
Patent number: 12154927Abstract: A semiconductor structure includes a semiconductor substrate, an interconnection structure, a color filter, and a first isolation structure. The semiconductor substrate includes a first surface and a second surface opposite to the first surface. The interconnection structure is disposed over the first surface, and the color filter is disposed over the second surface. The first isolation structure includes a bottom portion, an upper portion and a diffusion barrier layer surrounding a sidewall of the upper portion. A top surface of the upper portion of the first isolation structure extends into and is in contact with a dielectric layer of the interconnection structure.Type: GrantFiled: July 18, 2022Date of Patent: November 26, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Yen-Ting Chiang, Chun-Yuan Chen, Hsiao-Hui Tseng, Sheng-Chan Li, Yu-Jen Wang, Wei Chuang Wu, Shyh-Fann Ting, Jen-Cheng Liu, Dun-Nian Yaung
-
Patent number: 12148782Abstract: Various embodiments of the present application are directed towards image sensors including composite backside illuminated (CBSI) structures to enhance performance. In some embodiments, a first trench isolation structure extends into a backside of a substrate to a first depth and comprises a pair of first trench isolation segments. A photodetector is in the substrate, between and bordering the first trench isolation segments. A second trench isolation structure is between the first trench isolation segments and extends into the backside of the substrate to a second depth less than the first depth. The second trench isolation structure comprises a pair of second trench isolation segments. An absorption enhancement structure overlies the photodetector, between the second trench isolation segments, and is recessed into the backside of the semiconductor substrate. The absorption enhancement structure and the second trench isolation structure collectively define a CBSI structure.Type: GrantFiled: July 21, 2023Date of Patent: November 19, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wei Chuang Wu, Dun-Nian Yaung, Feng-Chi Hung, Jen-Cheng Liu, Jhy-Jyi Sze, Keng-Yu Chou, Yen-Ting Chiang, Ming-Hsien Yang, Chun-Yuan Chen
-
Patent number: 12142618Abstract: An image sensing device is provided to include a first photoelectric conversion element and a second photoelectric conversion element that are arranged adjacent to each other; a first isolation region located between the first and second photoelectric conversion elements and configured to receive a voltage to generate an electric field to attract photocharges from the first or second photoelectric conversion element; and a second isolation region separated from the first isolation region, the second isolation region located between the first and second photoelectric conversion elements and structured to include an insulation material to block photocharges from moving between the first and second photoelectric conversion elements.Type: GrantFiled: November 13, 2020Date of Patent: November 12, 2024Assignee: SK HYNIX INC.Inventor: Tae Lim Gu
-
Patent number: 12136642Abstract: The present disclosure relates to an integrated chip including a substrate. A photodetector is arranged within the substrate. A trench isolation structure extends into the substrate on opposite sides of the photodetector. The trench isolation structure separates the photodetector from neighboring photodetectors. A first passivation layer is between a sidewall of the substrate and a sidewall of the trench isolation structure. The first passivation layer includes hydrogenated amorphous silicon.Type: GrantFiled: May 25, 2023Date of Patent: November 5, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Kai-Yun Yang
-
Patent number: 12125865Abstract: An electromagnetic radiation detector pixel includes a set of epitaxial layers and a lens. The set of epitaxial layers defines an electromagnetic radiation absorber. The lens is directly bonded to the set of epitaxial layers.Type: GrantFiled: September 1, 2021Date of Patent: October 22, 2024Assignee: Apple Inc.Inventors: Daniel Mahgerefteh, Mark Alan Arbore, Matthew T. Morea, Romain F. Chevallier, Yung-Yu Hsu
-
Patent number: 12087786Abstract: Disclosed are image sensors and methods of fabricating the same. The image sensor includes a semiconductor substrate including a pixel zone and a pad zone and having a first surface and a second surface opposing each other, a first pad separation pattern on the pad zone and extending from the first surface of the semiconductor substrate toward the second surface of the semiconductor substrate, a second pad separation pattern extending from the second surface toward the first surface of the semiconductor substrate on the pad zone the second pad and in contact with the first pad separation pattern, and a pixel separation pattern on the pixel zone and extending from the second surface of the semiconductor substrate toward the first surface of the semiconductor substrate.Type: GrantFiled: August 31, 2023Date of Patent: September 10, 2024Assignee: Samsung Electronics Co., Ltd.Inventor: Changkeun Lee
-
Patent number: 12046615Abstract: A semiconductor device is provided. The semiconductor device includes a first deep trench isolation (DTI) structure within a substrate. The first DTI structure includes a barrier structure, a dielectric structure, and a copper structure. The dielectric structure is between the barrier structure and the copper structure. The barrier structure is between the substrate and the dielectric structure.Type: GrantFiled: March 4, 2021Date of Patent: July 23, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LIMITEDInventors: Yung-Hsiang Chen, Yu-Lung Yeh, Yen-Hsiu Chen, Bo-Chang Su, Cheng-Hsien Chen
-
Patent number: 12003210Abstract: A solar array including at least one solar panel comprised of a substrate having one or more solar cells bonded thereto, and a frame for supporting the substrate and the solar cells, wherein the substrate is attached to the frame at a perimeter of the frame along one or more edges of the substrate, the frame has a cutout or opening in a center of the frame under the solar cells, and the cutout or opening enables direct cooling of the solar cells through the substrate by exposing a back side of the substrate for transferring or radiating heat directly through the cutout or opening of the frame.Type: GrantFiled: April 13, 2020Date of Patent: June 4, 2024Assignee: THE BOEING COMPANYInventor: Eric M. Rehder
-
Patent number: 11996435Abstract: An image sensor may include a polydimethylsiloxane (PDMS) layer that is subwavelength, hydrophobic, and/or antireflective. The PDMS layer may be fabricated to include a surface having a plurality of nanostructures (e.g., an array of convex protuberances and/or an array of concave recesses). The nanostructures may be formed through the use of a porous anodic aluminum oxide (AAO) template that uses a plurality of nanopores to form the array of convex protuberances and/or the array of concave recesses. The nanostructures may each have a respective width that is less than the wavelength of incident light that is to be collected by the image sensor to increase light absorption by increasing the angle of incidence for which the image sensor is capable of collecting incident light. This may increase the quantum efficiency of the image sensor and may increase the sensitivity of the image sensor.Type: GrantFiled: October 28, 2022Date of Patent: May 28, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yi-Ming Lin, Chen-Chi Wu, Chen-Kuei Chung
-
Patent number: 11984464Abstract: Examples of the disclosed subject matter propose disposing trench isolation structure around the perimeter of the pixel transistor region of the pixel cell. The trench isolation structure includes front side (e.g., shallow and deep) trench isolation structure and back side deep trench isolation structure that abut against or contacts the bottom of front side deep trench isolation structure for isolating the pixel transistor channel of the pixel cell's pixel transistor region. The formation and arrangement of the trench isolation structure in the pixel transistor region forms a floating doped well region, containing, for example, a floating diffusion (FD) and source/drains (e.g., (N) doped regions) of the pixel transistors. This floating P-well region aims to reduce junction leakage associated with the floating diffusion region of the pixel cell.Type: GrantFiled: July 8, 2020Date of Patent: May 14, 2024Assignee: OmniVision Technologies, Inc.Inventors: Seong Yeol Mun, Yuanliang Liu
-
Patent number: 11978753Abstract: Process to release Silicon stress in forming CMOS image sensor. In one embodiment, a method for manufacturing an image sensor includes providing a first wafer that is a semiconductor substrate, where the first wafer has a first side and a second side opposite from the first side. The method also includes attaching a second wafer to the second side of the first wafer. The method further includes forming isolation structures in the second wafer by etching. The isolation structures are bounded by the second side of the first wafer. The method also includes growing an epitaxial layer between individual isolation structures.Type: GrantFiled: May 4, 2021Date of Patent: May 7, 2024Assignee: OMNIVISION TECHNOLOGIES, INC.Inventors: Yuanliang Liu, Hui Zang
-
Patent number: 11953632Abstract: The invention relates to an X-ray detector component comprising an X-ray detector chip made from a silicon substrate and comprising charge collecting electrodes. The X-ray detector chip is suitable for providing an X-ray-dependent current at the charge collecting electrodes. The X-ray detector component further comprises a CMOS read-out circuit chip comprising connection electrodes. The X-ray detector chip and the CMOS read-out circuit chip are mechanically and electrically connected in such a manner that the charge collecting electrodes and the connection electrodes are electrically connected. The invention further relates to an X-ray detection module, an imaging device and a method for manufacturing an X-ray detector component.Type: GrantFiled: January 24, 2020Date of Patent: April 9, 2024Assignee: AMS INTERNATIONAL AGInventor: Jens Hofrichter
-
Patent number: 11950007Abstract: Solid-state imaging devices are disclosed. In one example, a solid-state imaging device includes a conversion circuit connected to a vertical signal line of a pixel array, a voltage generation circuit that outputs a predetermined voltage, and a reference voltage generation circuit that receives the predetermined voltage and outputs a reference voltage. The reference voltage generation circuit includes an operational amplifier that amplifies the predetermined voltage and outputs the reference voltage, a capacitive element having one end connected to an input of the operational amplifier that is different from an input that receives the predetermined voltage, a first switching circuit that connects the other end of the capacitive element to either the predetermined voltage output from the voltage generation circuit or a feedback loop of the operational amplifier, and a second switching circuit that selectively connects the one end of the capacitive element to the feedback loop of the operational amplifier.Type: GrantFiled: November 18, 2020Date of Patent: April 2, 2024Assignee: Sony Semiconductor Solutions CorporationInventors: Shinichirou Etou, Yusuke Ikeda
-
Patent number: 11848345Abstract: Various embodiments of the present disclosure are directed towards an image sensor with a passivation layer for dark current reduction. A device layer overlies a substrate. Further, a cap layer overlies the device layer. The cap and device layers and the substrate are semiconductor materials, and the device layer has a smaller bandgap than the cap layer and the substrate. For example, the cap layer and the substrate may be silicon, whereas the device layer may be or comprise germanium. A photodetector is in the device and cap layers, and the passivation layer overlies the cap layer. The passivation layer comprises a high k dielectric material and induces formation of a dipole moment along a top surface of the cap layer.Type: GrantFiled: February 17, 2021Date of Patent: December 19, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsiang-Lin Chen, Yi-Shin Chu, Yin-Kai Liao, Sin-Yi Jiang, Kuan-Chieh Huang, Jhy-Jyi Sze
-
Patent number: 11824073Abstract: An image sensor device is provided. The image sensor device includes a substrate having a front surface, a back surface, and a light-sensing region. The image sensor device includes a first isolation structure extending from the front surface into the substrate. The first isolation structure surrounds a first portion of the light-sensing region, and the first isolation structure has a first end portion in the substrate. The image sensor device includes a second isolation structure extending from the back surface into the substrate. The second isolation structure surrounds a second portion of the light-sensing region, the second isolation structure has a second end portion in the substrate, and the second end portion of the second isolation structure is closer to the front surface of the substrate than the first end portion of the first isolation structure.Type: GrantFiled: August 9, 2021Date of Patent: November 21, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yun-Wei Cheng, Chun-Hao Chou, Kuo-Cheng Lee, Hsun-Ying Huang
-
Patent number: 11810937Abstract: An image sensor is provided. The image sensor includes a substrate including a first side on which light is incident and a second side opposite the first side; a first separation pattern extending from the second side, the first separation pattern being interposed between unit pixels in the substrate of a light-receiving region and a light-shielding region provided around the light-receiving region; a second separation pattern extending from the first side and overlapping the first separation pattern, the second separation pattern being provided in the substrate of the light-receiving region; and a contact film electrically connected to the first separation pattern, the contact film being provided in the substrate of the light-shielding region. A contact trench which extends from the first side is formed in the light-shielding region of the substrate and exposes the first separation pattern, and the contact film fills at least a part of the contact trench.Type: GrantFiled: June 8, 2021Date of Patent: November 7, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hae Sung Jung, Tae-Hun Lee, Jin Young Kim
-
Patent number: 11791357Abstract: Various embodiments of the present application are directed towards image sensors including composite backside illuminated (CBSI) structures to enhance performance. In some embodiments, a first trench isolation structure extends into a backside of a substrate to a first depth and comprises a pair of first trench isolation segments. A photodetector is in the substrate, between and bordering the first trench isolation segments. A second trench isolation structure is between the first trench isolation segments and extends into the backside of the substrate to a second depth less than the first depth. The second trench isolation structure comprises a pair of second trench isolation segments. An absorption enhancement structure overlies the photodetector, between the second trench isolation segments, and is recessed into the backside of the semiconductor substrate. The absorption enhancement structure and the second trench isolation structure collectively define a CBSI structure.Type: GrantFiled: August 4, 2021Date of Patent: October 17, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wei Chuang Wu, Dun-Nian Yaung, Feng-Chi Hung, Jen-Cheng Liu, Jhy-Jyi Sze, Keng-Yu Chou, Yen-Ting Chiang, Ming-Hsien Yang, Chun-Yuan Chen
-
Patent number: 11742374Abstract: To provide a semiconductor device having a structure suitable for higher integration. This semiconductor device includes: a first semiconductor substrate; and a second semiconductor substrate. The first semiconductor substrate is provided with a first electrode including a first protruding portion and a first base portion. The first protruding portion includes a first abutting surface. The first base portion is linked to the first protruding portion and has volume greater than volume of the first protruding portion. The second semiconductor substrate is provided with a second electrode including a second protruding portion and a second base portion. The second protruding portion includes a second abutting surface that abuts the first abutting surface. The second base portion is linked to the second protruding portion and has volume greater than volume of the second protruding portion. The second semiconductor substrate is stacked on the first semiconductor substrate.Type: GrantFiled: September 17, 2019Date of Patent: August 29, 2023Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventors: Yoshiya Hagimoto, Nobutoshi Fujii
-
Patent number: 11694979Abstract: Various embodiments of the present disclosure are directed towards a method for forming a semiconductor structure. The method includes forming a first isolation structure on a first surface of a substrate. A second isolation structure is formed into the first surface of the substrate. Sidewalls of the first isolation structure are disposed laterally between inner sidewalls of the second isolation structure. A bond pad is formed in the substrate such that the second isolation structure continuously laterally wraps around the bond pad.Type: GrantFiled: April 21, 2021Date of Patent: July 4, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Sin-Yao Huang, Jeng-Shyan Lin, Shih-Pei Chou, Tzu-Hsuan Hsu
-
Patent number: 11557618Abstract: A solid-state image sensor including: a first impurity region of a first conductivity type; a plurality of second impurity regions of a second conductivity type disposed in the first impurity region and arranged in a first direction; and a light shielding layer that overlaps the first impurity region and does not overlap the second impurity regions in a plan view, wherein the first impurity region has a first portion between adjacent ones of the second impurity regions, the light shielding layer has a second portion that overlaps the first portion in a plan view, and a length of the second portion in the first direction is smaller than a length of the first portion in the first direction.Type: GrantFiled: April 23, 2020Date of Patent: January 17, 2023Inventors: Mitsuo Sekisawa, Kazunobu Kuwazawa
-
Patent number: 11522002Abstract: A method for forming a semiconductor image sensor includes following operation. A first substrate including a first bottom side and a first top side is provided. A first interconnect structure is disposed under the first bottom side of the first substrate. An insulating structure is formed over the first top side of the first substrate. A conductor penetrating the insulating structure and the first substrate is formed and a first bonding pad is formed in the insulating structure. A second substrate including a second bottom side and a second top side is provided with the second bottom side facing the first top side of the first substrate. A second interconnect structure is disposed under the second bottom side of the second substrate, and a second bonding pad is coupled to the second interconnect structure. The first bonding pad is bonded to the second bonding pad to form a first bonded structure.Type: GrantFiled: December 3, 2020Date of Patent: December 6, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Jhy-Jyi Sze, Yimin Huang, Dun-Nian Yaung
-
Patent number: 11502116Abstract: An imaging sensor includes a pixel array containing photodiodes, the photodiodes being isolated from one another by full thickness deep trench isolations. Row control circuitry controls which rows of the pixel array operate in an imaging mode and which rows of the pixel array operate in an energy harvesting mode, on a row by row basis. Switch circuitry selectively connects different groups of photodiodes in rows operating in the energy harvesting mode into forward biased series configurations between a voltage output line and a ground line, or into forward biased parallel configurations between the voltage output line and the ground line.Type: GrantFiled: September 26, 2019Date of Patent: November 15, 2022Assignee: STMicroelectronics (Research & Development) LimitedInventors: Filip Kaklin, Jeffrey M. Raynor
-
Patent number: 11424285Abstract: An image sensor includes a first pixel separation structure in a substrate to separate pixels from each other. The first pixel separation structure includes a conductive layer therein. Moreover, the image sensor includes a wire layer that is spaced apart from the conductive layer on the substrate. A second pixel separation structure is adjacent to the first pixel separation structure in a first horizontal direction and is connected to a contact. The first and second pixel separation structures extend longitudinally in a second horizontal direction that is perpendicular to the first horizontal direction.Type: GrantFiled: July 9, 2020Date of Patent: August 23, 2022Inventors: Young-sun Oh, Dong-hyuk Park, Hee-sang Kwon
-
Patent number: 11322354Abstract: Based on the fact that a film thickness of a film formed in a film formation processing of repeatedly performing a first sequence varies according to a temperature of the surface on which the film is to be formed, the film formation processing is performed after the temperature of each region of the surface of the wafer is adjusted to reduce a deviation of a trench on the surface of the wafer, so that the film is very precisely formed on the inner surface of the trench while reducing the deviation of the trench on the surface of the wafer. When the trench width is narrower than a reference width, an etching processing of repeatedly performing a second sequence is performed in order to expand the trench width, so that the surface of the film provided in the inner surface of the trench is isotropically and uniformly etched.Type: GrantFiled: July 10, 2020Date of Patent: May 3, 2022Assignee: TOKYO ELECTRON LIMITEDInventor: Masahiro Tabata
-
Patent number: 11302738Abstract: The present disclosure relates to a semiconductor image sensor with improved quantum efficiency. The semiconductor image sensor can include a semiconductor layer having a first surface and a second surface opposite of the first surface. An interconnect structure is disposed on the first surface of the semiconductor layer, and radiation-sensing regions are formed in the semiconductor layer. The radiation-sensing regions are configured to sense radiation that enters the semiconductor layer from the second surface and groove structures are formed on the second surface of the semiconductor layer.Type: GrantFiled: May 7, 2020Date of Patent: April 12, 2022Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Yun-Wei Cheng, Chun-Hao Chou, Kuo-Cheng Lee, Hsun-Ying Huang, Shih-Hsun Hsu
-
Patent number: 11251580Abstract: An integrated optical device, including: a semiconductor body delimited by a top surface; and at least one buried cavity, which extends in the semiconductor body, at a distance from the top surface, so as to delimit at the bottom a front semiconductor region, which functions as an optical guide.Type: GrantFiled: October 30, 2019Date of Patent: February 15, 2022Assignee: STMICROELECTRONICS S.R.L.Inventors: Flavio Francesco Villa, Guido Chiaretti, Gabriele Barlocchi
-
Patent number: 11183607Abstract: A solar cell includes polysilicon P-type and N-type doped regions on a backside of a substrate, such as a silicon wafer. A trench structure separates the P-type doped region from the N-type doped region. Each of the P-type and N-type doped regions may be formed over a thin dielectric layer. The trench structure may include a textured surface for increased solar radiation collection. Among other advantages, the resulting structure increases efficiency by providing isolation between adjacent P-type and N-type doped regions, thereby preventing recombination in a space charge region where the doped regions would have touched.Type: GrantFiled: July 8, 2020Date of Patent: November 23, 2021Assignee: SunPower CorporationInventor: David D. Smith
-
Patent number: 11037817Abstract: An apparatus is provided which comprises: a substrate; one or more active devices adjacent to the substrate; a first set of one or more layers to interconnect the one or more active devices; a second set of one or more layers; and a layer adjacent to one of the layers of the first and second sets, wherein the layer is to bond the one of the layers of the first and second sets.Type: GrantFiled: March 30, 2017Date of Patent: June 15, 2021Assignee: Intel CorporationInventors: Anup Pancholi, Prashant Majhi, Paul Fischer, Patrick Morrow
-
Patent number: 11004889Abstract: A method of fabricating an image sensor is provided. The method includes comprises forming a deep trench in a semiconductor substrate, performing a first plasma doping process to form a first impurity region a portion of in the semiconductor substrate adjacent to inner sidewalls and a bottom surface of the deep trench, the first impurity region being doped with first impurities of a first conductivity type, and performing an annealing process to diffuse the first impurities from the first impurity region into the semiconductor substrate to form a photoelectric conversion part.Type: GrantFiled: October 21, 2019Date of Patent: May 11, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sang-Su Park, Kwansik Kim, Yoonkyoung Kim, Changhwa Kim, Mangeun Cho, Hyungi Hong
-
Patent number: 10980997Abstract: The present invention relates to a photosensitive implant comprising at least one pixel (10) having at least one diode (12, 12?), a stimulating electrode (14), a counter electrode (18), and a resistor (16), wherein the resistance of the resistor (16) is chosen according to a predetermined relation of resistance, a size of the stimulating electrode (14), and a size of the diode (12, 12?). Further, the present invention concerns a method to provide such an implant.Type: GrantFiled: April 28, 2016Date of Patent: April 20, 2021Assignee: PIXIUM VISION SAInventor: Martin Deterre
-
Patent number: 10908302Abstract: On the front side of an n-type semiconductor substrate, p-type regions are two-dimensionally arranged in an array. A high-concentration n-type region and a p-type region are disposed between the p-type regions adjacent each other. The high-concentration n-type region is formed by diffusing an n-type impurity from the front side of the substrate so as to surround the p-type region as seen from the front side. The p-type region is formed by diffusing a p-type impurity from the front side of the substrate so as to surround the p-type region and high-concentration n-type region as seen from the front side. Formed on the front side of the n-type semiconductor substrate are an electrode electrically connected to the p-type region and an electrode electrically connected to the high-concentration n-type region and the p-type region.Type: GrantFiled: July 25, 2016Date of Patent: February 2, 2021Assignee: HAMAMATSU PHOTONICS K.K.Inventor: Tatsumi Yamanaka
-
Patent number: 10892298Abstract: A light emitting diode display device is provided.Type: GrantFiled: November 30, 2018Date of Patent: January 12, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Tan Sakong, Yong Il Kim, Jong Uk Seo, Ji Hye Yeon
-
Patent number: 10818719Abstract: A semiconductor device includes a semiconductor substrate, a radiation-sensing region, at least one isolation structure, and a doped passivation layer. The radiation-sensing region is present in the semiconductor substrate. The isolation structure is present in the semiconductor substrate and adjacent to the radiation-sensing region. The doped passivation layer at least partially surrounds the isolation structure in a substantially conformal manner.Type: GrantFiled: September 23, 2019Date of Patent: October 27, 2020Assignee: Taiwan Semicondutor Manufacturing Co., Ltd.Inventors: Tsung-Han Tsai, Yun-Wei Cheng, Kuo-Cheng Lee, Chun-Hao Chou, Yung-Lung Hsu
-
Patent number: 10700117Abstract: Methods for forming an image sensor structure are provided. The method includes forming a light-sensing region in a substrate and forming a storage node adjacent to light-sensing region in the substrate. The method further includes forming a front side isolation structure partially surrounding an upper portion of the light-sensing region and forming a trench fully surrounding a bottom portion of the light-sensing region to expose a bottom surface of the front side isolations structure. The method further includes forming a backside isolation structure in the trench.Type: GrantFiled: November 27, 2018Date of Patent: June 30, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Yuichiro Yamashita, Chun-Hao Chuang, Hirofumi Sumi
-
Patent number: 10658378Abstract: Embodiments of interconnect structures of a three-dimensional (3D) memory device and method for forming the interconnect structures are disclosed. In an example, a 3D NAND memory device includes a semiconductor substrate, an alternating layer stack disposed on the semiconductor substrate, and a dielectric structure, which extends vertically through the alternating layer stack, on an isolation region of the substrate. Further, the alternating layer stack abuts a sidewall surface of the dielectric structure and the dielectric structure is formed of a dielectric material. The 3D memory device additionally includes one or more through array contacts that extend vertically through the dielectric structure and the isolation region, and one or more channel structures that extend vertically through the alternating layer stack.Type: GrantFiled: July 27, 2018Date of Patent: May 19, 2020Assignee: Yangtze Memory Technologies Co., Ltd.Inventors: Qian Tao, Yushi Hu, Zhenyu Lu, Li Hong Xiao, Xiaowang Dai, Yu Ting Zhou, Zhao Hui Tang, Mei Lan Guo, ZhiWu Tang, Qinxiang Wei, Qianbing Xu, Sha Sha Liu, Jian Hua Sun, Enbo Wang
-
Patent number: 10644051Abstract: An image sensor includes a substrate including opposite first and second surfaces, first and second gates, on the first surface of the substrate, which each extend in a first direction, a first isolation layer in the substrate between the first and second gates and having a first width in a second direction crossing the first direction, a second isolation layer on the first isolation layer, in the substrate, and having a second width smaller than the first width in the second direction. The second isolation layer is closer to the second surface of the substrate than the first isolation layer. A vertical distance between the first isolation layer and the second isolation layer is ? or less of a height of the first isolation layer.Type: GrantFiled: March 23, 2018Date of Patent: May 5, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Seung Joo Nah, Dong Min Han
-
Patent number: 10613202Abstract: A pixel is formed on a semiconductor substrate that includes a photosensitive area having a first doped layer and a charge collection area of a first conductivity type extending through at least part of the first doped layer. At least two charge storage areas, each including a well of the first conductivity type, are separated from the charge collection area at least by a first portion of the first layer. The first portion is covered by a first gate. Each charge storage area is laterally delimited by two insulated conductive electrodes. A second doped layer of the second conductivity type covers the charge collection area and the charge storage areas.Type: GrantFiled: November 19, 2018Date of Patent: April 7, 2020Assignee: STMicroelectronics (Crolles 2) SASInventors: Francois Roy, Boris Rodrigues Goncalves, Marie Guillon, Yvon Cazaux, Benoit Giffard
-
Patent number: 10504953Abstract: The present technology relates to a solid-state imaging device, manufacturing method of a solid-state imaging device, and an electronic device, which can provide a solid-state imaging device having further improved features such as reduced optical color mixing and the like. Also, an electronic device using the solid-state imaging device thereof is provided. According to a solid-state imaging device having a substrate and multiple photoelectric converters that are formed on the substrate, an insulating film forms an embedded element separating unit. The element separating unit is configured of an insulating film having a fixed charge that is formed so as to coat the inner wall face of a groove portion, within the groove portion which is formed in the depth direction from the light input side of the substrate.Type: GrantFiled: March 7, 2019Date of Patent: December 10, 2019Assignee: Sony CorporationInventors: Takeshi Yanagita, Itaru Oshiyama, Takayuki Enomoto, Harumi Ikeda, Shinichiro Izawa, Atsuhiko Yamamoto, Kazunobu Ota
-
Patent number: 10418404Abstract: The present technology relates to a solid-state imaging device, manufacturing method of a solid-state imaging device, and an electronic device, which can provide a solid-state imaging device having further improved features such as reduced optical color mixing and the like. Also, an electronic device using the solid-state imaging device thereof is provided. According to a solid-state imaging device having a substrate and multiple photoelectric converters that are formed on the substrate, an insulating film forms an embedded element separating unit. The element separating unit is configured of an insulating film having a fixed charge that is formed so as to coat the inner wall face of a groove portion, within the groove portion which is formed in the depth direction from the light input side of the substrate.Type: GrantFiled: September 13, 2018Date of Patent: September 17, 2019Assignee: Sony CorporationInventors: Takeshi Yanagita, Itaru Oshiyama, Takayuki Enomoto, Harumi Ikeda, Shinichiro Izawa, Atsuhiko Yamamoto, Kazunobu Ota
-
Patent number: 10325949Abstract: An image sensor device is provided. The image sensor device includes a substrate having a first surface, a second surface, and a light-sensing region. The image sensor device includes a first isolation structure in the substrate and adjacent to the first surface. The first isolation structure surrounds the light-sensing region. The image sensor device includes a second isolation structure passing through the first isolation structure and the substrate under the first isolation structure. The second isolation structure surrounds the light-sensing region and a portion of the first isolation structure.Type: GrantFiled: August 6, 2018Date of Patent: June 18, 2019Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTDInventors: Chao-Ching Chang, Sheng-Chan Li, Cheng-Hsien Chou, Tsung-Wei Huang, Min-Hui Lin, Yi-Ming Lin
-
Patent number: 10192924Abstract: An image pickup device according to the present disclosure includes a first pixel and a second pixel each including a photodetection section and a light condensing section, the photodetection section including a photoelectric conversion element, the light condensing section condensing incident light toward the photodetection section, the first pixel and the second pixel being adjacent to each other and each having a step part on a photodetection surface of the photodetection section, in which at least a part of a wall surface of the step part is covered with a first light shielding section.Type: GrantFiled: May 30, 2018Date of Patent: January 29, 2019Assignee: Sony CorporationInventors: Takeshi Yanagita, Suguru Saito, Kaoru Koike
-
Patent number: 10177187Abstract: An image sensor is disclosed. The image sensor includes an epitaxial layer, a plurality of plug structures and an interconnect structure. Wherein the plurality of plug structures are formed in the epitaxial layer, and each plug structure has doped sidewalls, the epitaxial layer and the doped sidewalls form a plurality of photodiodes, the plurality of plug structures are used to separate adjacent photodiodes, and the epitaxial layer and the doped sidewalls are coupled to the interconnect structure via the plug structures. An associated method of fabricating the image sensor is also disclosed. The method includes: providing a substrate having a first-type doped epitaxial substrate layer on a second-type doped epitaxial substrate layer; forming a plurality of isolation trenches in the first-type doped epitaxial substrate layer; forming a second-type doped region along sidewalls and bottoms of the plurality of isolation trenches; and filling the plurality of isolation trenches by depositing metal.Type: GrantFiled: May 28, 2015Date of Patent: January 8, 2019Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Alexander Kalnitsky, Jhy-Jyi Sze, Dun-Nian Yaung, Chen-Jong Wang, Yimin Huang, Yuichiro Yamashita
-
Patent number: 10128291Abstract: The present technology relates to a solid-state imaging device, manufacturing method of a solid-state imaging device, and an electronic device, which can provide a solid-state imaging device having further improved features such as reduced optical color mixing and the like. Also, an electronic device using the solid-state imaging device thereof is provided. According to a solid-state imaging device having a substrate and multiple photoelectric converters that are formed on the substrate, an insulating film forms an embedded element separating unit. The element separating unit is configured of an insulating film having a fixed charge that is formed so as to coat the inner wall face of a groove portion, within the groove portion which is formed in the depth direction from the light input side of the substrate.Type: GrantFiled: May 31, 2017Date of Patent: November 13, 2018Assignee: Sony CorporationInventors: Takeshi Yanagita, Itaru Oshiyama, Takayuki Enomoto, Harumi Ikeda, Shinichiro Izawa, Atsuhiko Yamamoto, Kazunobu Ota
-
Patent number: 10096638Abstract: The present technology relates to a solid-state imaging device, manufacturing method of a solid-state imaging device, and an electronic device, which can provide a solid-state imaging device having further improved features such as reduced optical color mixing and the like. Also, an electronic device using the solid-state imaging device thereof is provided. According to a solid-state imaging device having a substrate and multiple photoelectric converters that are formed on the substrate, an insulating film forms an embedded element separating unit. The element separating unit is configured of an insulating film having a fixed charge that is formed so as to coat the inner wall face of a groove portion, within the groove portion which is formed in the depth direction from the light input side of the substrate.Type: GrantFiled: May 31, 2017Date of Patent: October 9, 2018Assignee: Sony CorporationInventors: Takeshi Yanagita, Itaru Oshiyama, Takayuki Enomoto, Harumi Ikeda, Shinichiro Izawa, Atsuhiko Yamamoto, Kazunobu Ota
-
Patent number: 10083963Abstract: An integrated circuit device may include a p-type metal oxide semiconductor (PMOS) transistor supported by a backside of an isolation layer. The integrated circuit device may also include an n-type metal oxide semiconductor (NMOS) transistor supported by a front-side of the isolation layer, opposite the backside. The integrated circuit device may further include a shared contact extending through the isolation layer and electrically coupling a first terminal of the PMOS transistor to the first terminal of the NMOS transistor.Type: GrantFiled: December 21, 2016Date of Patent: September 25, 2018Assignee: QUALCOMM IncorporatedInventors: Sinan Goktepeli, Jean Richaud
-
Patent number: 10026774Abstract: A method of manufacturing a solid-state image sensor including preparing a wafer including a pixel region where a photoelectric conversion element is provided, a peripheral circuit region where a gate electrode of a peripheral MOS transistor for constituting a peripheral circuit is provided, and a scribe region. The method includes forming an insulating film covering the pixel region, the peripheral circuit region, and the scribe region, and forming a sidewall spacer on a side surface of the gate electrode by etching the insulating film so that portions of the insulating film remains to cover the pixel region and the scribe region, and forming a metal silicide layer in the peripheral circuit region by using, as a mask for protection from silicidation, the insulating film covering the pixel region and the scribe region.Type: GrantFiled: May 27, 2015Date of Patent: July 17, 2018Assignee: CANON KABUSHIKI KAISHAInventors: Yusuke Onuki, Masatsugu Itahashi, Nobuaki Kakinuma, Mineo Shimotsusa, Masato Fujita, Takumi Ogino, Keita Torii