On Insulating Carrier Other Than A Printed Circuit Board Patents (Class 257/668)
-
Patent number: 11063525Abstract: The present disclosure provides a power supply module and a manufacture method thereof, belonging to the technical field of power electronics. According to the present disclosure, a unibody conductive member is employed to connect a conductive part in a passive element to a conductive layer in a substrate. This is advantageous in simplifying the structure of the passive element, and enabling a structurally compact power supply module at a reduced cost. Additionally, stacking the passive element with the substrate may allow for a further compact structure for the power supply module, improving the space utilization rate for the power supply module, while enhancing the external appearance of the power supply module with tidiness, simplicity and aesthetics.Type: GrantFiled: December 29, 2019Date of Patent: July 13, 2021Assignee: DELTA ELECTRONICS (SHANGHAI) CO., LTD.Inventors: Pengkai Ji, Shouyu Hong, Xiaoni Xin, Le Liang, Zhenqing Zhao
-
Patent number: 11056438Abstract: Semiconductor packages and method of forming the same are disclosed. One of the semiconductor packages includes a first die, a second die, a through via and a dielectric encapsulation. The second die is bonded to the first die. The through via is disposed aside the second die and electrically connected to the first die. The through via includes a step-shaped sidewall. The dielectric encapsulation encapsulates the second die and the through via.Type: GrantFiled: October 20, 2019Date of Patent: July 6, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ming-Fa Chen, Nien-Fang Wu, Sung-Feng Yeh, Tzuan-Horng Liu, Chao-Wen Shih
-
Patent number: 11037913Abstract: A semiconductor package includes a bottom package having a lower substrate and a lower semiconductor chip mounted on the lower substrate, an interposer substrate on the bottom package, a first top package and a second top package that are mounted on the interposer substrate, and a heat spreader that is interposed between the first top package and the second top package and separates the first and second top packages from each other. The heat spreader is adhered to the interposer substrate through a plurality of first connection terminals.Type: GrantFiled: April 22, 2020Date of Patent: June 15, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Yunhyeok Im, Kyoung-Min Lee, Kyungsoo Lee, Horang Jang
-
Patent number: 11024595Abstract: A bond tip for thermocompression bonding a bottom surface includes a die contact area and a low surface energy material covering at least a portion of the bottom surface. The low surface energy material may cover substantially all of the bottom surface, or only a peripheral portion surrounding the die contact area. The die contact area may be recessed with respect to the peripheral portion a depth at least as great as a thickness of a semiconductor die to be received in the recessed die contact area. A method of thermocompression bonding is also disclosed.Type: GrantFiled: June 16, 2017Date of Patent: June 1, 2021Assignee: Micron Technology, Inc.Inventors: Benjamin L. McClain, Brandon P. Wirz, Zhaohui Ma
-
Patent number: 11011389Abstract: A semiconductor device assembly and method of providing a semiconductor device assembly. The method includes providing a flexible interposer, providing a first redistribution layer on the flexible interposer, and providing a second redistribution layer on a portion of the first redistribution layer. The second redistribution layer is provided by additive manufacturing. The first redistribution layer may be deposited in a clean room environment. The first redistribution layer may be deposited via chemical deposition or physical deposition. A semiconductor device is attached to the first redistribution layer. The flexible interposer may be attached to a board with the semiconductor device being electrically connected to the board via the first redistribution layer, the flexible interposer, and the second redistribution layer. The flexible interposer may be attached to a flexible hybrid electronic (FHE) board.Type: GrantFiled: April 22, 2019Date of Patent: May 18, 2021Assignee: THE BOEING COMPANYInventors: John E. Rogers, John Dalton Williams
-
Patent number: 11013120Abstract: A tape wiring board includes an insulating film on which a semiconductor chip is mounted and metal layers formed on both principal surfaces, respectively, of the insulating film. That one of the metal layers which is formed on a first surface that is one principal surface of the insulating film and on which the semiconductor chip is mounted has a first electrode that is placed near substantially the center of a region on the first surface where the semiconductor chip is mounted.Type: GrantFiled: April 30, 2019Date of Patent: May 18, 2021Assignee: SHENZHEN TOREY MICROELECTRONIC TECHNOLOGY CO. LTD.Inventor: Nobuaki Asayama
-
Patent number: 10985115Abstract: A semiconductor package includes a first redistribution structure, a semiconductor die electrically coupled to the first redistribution structure, a die attach material interposed between the first redistribution structure and the semiconductor die, and an insulating encapsulant disposed on the first redistribution structure and covering the semiconductor die and the die attach material. A bottom of the semiconductor die is embedded in the die attach material, and a thickness of a portion of the die attach material disposed over a spacing of conductive traces of the first redistribution structure is greater than a thickness of another portion of the die attach material disposed over the conductive traces of the first redistribution structure and underlying the bottom of the semiconductor die.Type: GrantFiled: June 19, 2020Date of Patent: April 20, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Po-Yuan Teng, Hao-Yi Tsai, Tin-Hao Kuo, Ching-Yao Lin, Teng-Yuan Lo, Chih Wang
-
Patent number: 10985121Abstract: Present disclosure provides a semiconductor structure, including a substrate, a pad on the substrate, a conductive layer electrically coupled to the pad at one end, a metal bump including a top surface and a sidewall, a solder bump on the top surface of the metal bump, a dielectric layer surrounding the sidewall of the metal bump and having a top surface, and the top surface of the metal bump entirely protruding the top surface of the dielectric layer, and a polymer layer on the top surface of the dielectric layer, the polymer layer being spaced from both the sidewall of the metal bump and a nearest outer edge of the solder bump with a gap. A method for fabricating a semiconductor device is also provided.Type: GrantFiled: December 21, 2018Date of Patent: April 20, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Chang-Pin Huang, Tung-Liang Shao, Hsien-Ming Tu, Ching-Jung Yang, Yu-Chia Lai
-
Patent number: 10971454Abstract: A semiconductor package includes: a core structure having first and second surfaces and having first and second through-holes; a first semiconductor chip embedded in the core structure and having first and second contacts disposed on two opposing surfaces thereof, respectively; a first wiring layer on the surface of the core structure and connected to the first contact; a second wiring layer on the second surface of the core structure and connected to the second contact; a chip antenna disposed in the first through-hole; a second semiconductor chip in the second through-hole and having a connection pad; a first redistribution layer on the first surface of the core structure and connected to the connection terminal, the connection pad, and the first wiring layer; an encapsulant encapsulating the chip antenna and the second semiconductor chip; and a second redistribution layer on the encapsulant connecting to the second wiring layer.Type: GrantFiled: July 24, 2019Date of Patent: April 6, 2021Assignee: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Jong Rok Kim, Young Sik Hur, Young Kwan Lee, Jung Hyun Cho, Seung Eun Lee
-
Patent number: 10964643Abstract: Insulating layers of a redistribution layer of a semiconductor package may be formed as a polymer film having inorganic fillers formed therein. The inorganic fillers may trap reactive materials to inhibit and/or substantially prevent the metal conductors, such as chip pads of the semiconductor chip being packaged, from being damaged by the reactive material. As a result, the reliability and the durability of the semiconductor package may be improved.Type: GrantFiled: November 26, 2019Date of Patent: March 30, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kyoung Lim Suk, Seokhyun Lee
-
Patent number: 10937772Abstract: A semiconductor package structure includes an interconnection structure having a first surface and a second surface opposite to the first surface, a die surrounded by a molding compound over the first surface of the interconnection structure, and a passive device surrounded by a dielectric structure over the second surface of the interconnection structure. The passive device is electrically coupled to the die by the interconnection structure.Type: GrantFiled: May 29, 2019Date of Patent: March 2, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Yang-Che Chen, Chen-Hua Lin, Huang-Wen Tseng, Victor Chiang Liang, Chwen-Ming Liu
-
Patent number: 10910314Abstract: Disclosed is a microelectronics package. The microelectronics package may include a reference plane, a signal routing layer, a dielectric layer, and a conductive layer. The signal routing layer may include a plurality of signal routing traces. The dielectric layer may be located adjacent to the signal routing layer. The conductive layer may be applied to the dielectric layer such that the dielectric layer is located in between the signal routing layer and the conductive layer. The conductive layer may be in electrical communication with the reference plane.Type: GrantFiled: December 12, 2019Date of Patent: February 2, 2021Assignee: Intel CorporationInventors: Li-Sheng Weng, Chung-Hao Joseph Chen, Emile Davies-Venn, Kemal Aygun, Mitul B. Modi
-
Patent number: 10903168Abstract: Various arrangements of multi-RDL structure devices are disclosed. In one aspect, an apparatus is provided that includes a first redistribution layer structure and a second redistribution layer structure mounted on the first redistribution layer structure. A first semiconductor chip is mounted on the second redistribution layer structure and electrically connected to both the second redistribution layer structure and the first redistribution layer structure.Type: GrantFiled: May 29, 2020Date of Patent: January 26, 2021Assignee: Advanced Micro Devices, Inc.Inventors: Milind S. Bhagavat, Lei Fu, Farshad Ghahghahi
-
Patent number: 10861799Abstract: A method includes bonding a second package component to a first package component, bonding a third package component to the first package component, attaching a dummy die to the first package component, encapsulating the second package component, the third package component, and the dummy die in an encapsulant, and performing a planarization process to level a top surface of the second package component with a top surface of the encapsulant. After the planarization process, an upper portion of the encapsulant overlaps the dummy die. The dummy die is sawed-through to separate the dummy die into a first dummy die portion and a second dummy die portion. The upper portion of the encapsulant is also sawed through.Type: GrantFiled: May 17, 2019Date of Patent: December 8, 2020Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chih-Wei Wu, Li-Chung Kuo, Pu Wang, Ying-Ching Shih, Szu-Wei Lu, Kung-Chen Yeh
-
Patent number: 10847468Abstract: Provided is a semiconductor package including an interposer. The semiconductor package includes: a package base substrate; a lower redistribution line structure disposed on the package base substrate and including a plurality of lower redistribution line patterns; at least one interposer including a plurality of first connection pillars spaced apart from each other on the lower redistribution line structure and connected respectively to portions of the plurality of lower redistribution line patterns, and a plurality of connection wiring patterns; an upper redistribution line structure including a plurality of upper redistribution line patterns connected respectively to the plurality of first connection pillars and the plurality of connection wiring patterns, on the plurality of first connection pillars and the at least one interposer; and at least two semiconductor chips adhered on the upper redistribution line structure while being spaced apart from each other.Type: GrantFiled: March 12, 2019Date of Patent: November 24, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-youn Kim, Seok-hyun Lee
-
Patent number: 10849235Abstract: A method of manufacture of a structure includes obtaining or producing a functional electronics assembly including at least a first substrate, at least one electronics component on the first substrate, and at least one connection portion, providing the functional electronics assembly on a first substrate film, wherein the functional electronics assembly is connected to the first substrate film via the at least one connection portion, and providing first material to at least partly embed the at least one electronics component into the first material. The first substrate film is adapted to include a recess defining a volume, and the at least one electronics component is arranged at least partly in the volume.Type: GrantFiled: May 20, 2020Date of Patent: November 24, 2020Assignee: TACTOTEK OYInventors: Tomi Simula, Mika Paani, Miikka Kärnä, Outi Rusanen, Johanna Juvani, Tapio Rautio, Marko Suo-Anttila, Mikko Heikkinen
-
Patent number: 10833000Abstract: A display device includes a display panel comprising a first substrate, a second substrate provided on the first substrate, and side electrodes provided on a side surface of the first substrate and a side surface of the second substrate aligned to the side surface of the first substrate; a driver unit comprising a circuit board, driving electrodes provided on the circuit board to face the side electrodes, and driving signal lines provided on the circuit board, the driving signal lines are connected to the driving electrodes, respectively; and an adhesive member provided between the side electrodes and the circuit board, the adhesive member comprising: a first adhesive portion configured to adhere and electrically connect a first driving electrode of the driving electrodes to a first side electrode of the side electrodes; and a second adhesive portion configured to adhere the circuit board to the first side electrode.Type: GrantFiled: December 31, 2018Date of Patent: November 10, 2020Assignee: Samsung Display Co., Ltd.Inventors: Myong-soo Oh, Hyunchul Jin
-
Patent number: 10827625Abstract: An anisotropic conductive film includes an electrically conductive particle dispersion layer, which includes electrically conductive particles dispersed, in a predetermined dispersion state, in an electrically insulating adhesive. The anisotropic conductive film includes a defective portion indication means configured to provide information about a location of a defective portion regarding the dispersion state of the electrically conductive particles. A bonding method for bonding the anisotropic conductive film to an electronic component is performed such that, in accordance with the information about the location of the defective portion, obtained from the defective portion indication means, a defect-free portion of the anisotropic conductive film is bonded to a region where terminals or terminal arrays are present in the electronic component to be anisotropically conductively connected.Type: GrantFiled: October 31, 2016Date of Patent: November 3, 2020Assignee: DEXERIALS CORPORATIONInventor: Seiichiro Shinohara
-
Patent number: 10818642Abstract: A flexible multilayer construction (1000) for mounting a plurality of light emitting semiconductor devices (LESDs 100, 110, 120) includes a flexible dielectric substrate (200) comprising top (210) and bottom (220) major surfaces, and pluralities of corresponding electrically conductive top (300, 310, 320, 330) and bottom (500, 510, 520, 530) pads disposed on the top and bottom major surfaces, respectively. An electrically conductive via (400, 410, 420, 430) connects each pair of corresponding top and bottom pads, a side of each top pad partially overlapping a side of the corresponding bottom pad and a side of the substrate, such that in a plan view, each top pad fully overlaps the corresponding bottom pad.Type: GrantFiled: July 12, 2017Date of Patent: October 27, 2020Assignee: 3M Innovative Properties CompanyInventors: Alejandro Aldrin Il A. Narag, Ravi Palaniswamy
-
Patent number: 10811931Abstract: The present disclosure relates to an electrical connector assembly for a motor and a method for producing the electrical assembly. The electrical connector assembly includes a first electrical terminal device, disposed at one end and having electrical terminals, and a second electrical terminal device, disposed at the other end having electrical terminals. A wire rail with the terminals connects the two terminal devices. The wire rail and at least parts of the terminal devices are jointly encompassed and insulated relative to one another by an insulating material.Type: GrantFiled: November 11, 2015Date of Patent: October 20, 2020Assignee: ebm-papst Mulfingen GmbH & Co. KGInventors: Martin Münz, Florian Friedlein
-
Patent number: 10811328Abstract: A semiconductor package may include a frame including an insulation layer having a cavity formed in a lower surface of the insulation layer, a first post and a second post spaced apart from the cavity, and a metal plate disposed on an upper side of the cavity; a semiconductor chip having a first surface on which a connection pad is disposed and a second surface opposing the first surface; an encapsulant covering at least a portion of the semiconductor chip; and a connection structure disposed on the frame and the first surface of the semiconductor chip, and including one or more redistribution layers. The first post is electrically connected to the wiring layer of the frame and the redistribution layer of the connection structure, and the second post is spaced apart from the first post.Type: GrantFiled: July 16, 2019Date of Patent: October 20, 2020Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Myung Sam Kang, Moon Il Kim, Young Gwan Ko
-
Patent number: 10811358Abstract: A semiconductor package includes an organic frame having first and second surfaces opposing each other, having a cavity, and having a wiring structure connecting the first and second surfaces, a connection structure disposed on the first surface of the organic frame and having a first redistribution layer connected to the wiring structure, at least one inorganic interposer having first and second surfaces, and having an interconnection wiring connecting the first and second surfaces of the at least one inorganic interposer to each other, an encapsulant encapsulating at least a portion of the at least one inorganic interposer, an insulating layer disposed on the second surface of the organic frame and the second surface of the at least one inorganic interposer, a second redistribution layer having portions provided as a plurality of pads, and at least one semiconductor chip having connection electrodes respectively connected to the plurality of pads.Type: GrantFiled: July 16, 2019Date of Patent: October 20, 2020Assignee: SAMSUNG ELECTRO-MECHANICS CO. LTD.Inventors: Job Ha, Sung Hyun Kim, Ji Na Jeung
-
Patent number: 10804173Abstract: The present disclosure relates to a semiconductor device package, which includes a carrier, a lid, a first adhesive layer and a constraint structure. The carrier includes a surface and a first conductive pad on the surface of the carrier. The lid includes a first portion and a second portion separated from the first portion on the surface of the carrier. The first conductive pad is disposed between the first portion of the lid and the surface of the carrier. The first adhesive layer includes a first portion between the first portion of the lid and the first conductive pad. The constraint structure surrounds the first adhesive layer.Type: GrantFiled: October 14, 2016Date of Patent: October 13, 2020Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Chun-Han Chen, Hsun-Wei Chan, Mei-Yi Wu
-
Patent number: 10797213Abstract: A microchip is electrically connected to a substrate to become a chip package, preferably for LED. A chip of the package includes a body and at least one electrode which is disposed and exposed on a surface of the body. The electrode includes a confining groove and a confining wall. The confining wall is peripherally located around the confining groove and provided to confine at least one conductive particle of an adhesive in the confining groove. The electrode of the chip is electrically connected to a bonding pad of a substrate via the conductive particle confined in the confining groove.Type: GrantFiled: January 29, 2019Date of Patent: October 6, 2020Assignee: CHIPBOND TECHNOLOGY CORPORATIONInventors: Chin-Tang Hsieh, Cheng-Hung Shih
-
Patent number: 10797008Abstract: A manufacturing method of a semiconductor package includes at least the following steps. A dielectric layer is formed on a conductive pattern and in a space between the conductive pattern, where a concave area of the dielectric layer is formed corresponding to the space between the conductive pattern. A semiconductor die is disposed on the concave area of the dielectric layer with a die attach material interposed therebetween. A pressure is applied to the die attach material so that the concave area of the dielectric layer is filled with the die attach material, and a portion of the die attach material is extruded from the concave area to expand wider than an area of the semiconductor die. An insulating encapsulant is formed on the dielectric layer to cover the semiconductor die. Other methods for forming a semiconductor package are also provided.Type: GrantFiled: November 21, 2019Date of Patent: October 6, 2020Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Po-Yuan Teng, Hao-Yi Tsai, Tin-Hao Kuo, Ching-Yao Lin, Teng-Yuan Lo, Chih Wang
-
Patent number: 10770383Abstract: A semiconductor device includes a plurality of semiconductor chips spaced apart from each other. A space region is formed between adjacent semiconductor chips of the plurality of semiconductor chips. A redistribution layer is disposed on at least one of the semiconductor chips. The redistribution layer includes at least one redistribution line electrically connected to the at least one of the semiconductor chip. The redistribution layer includes an interconnection disposed in the space region. The interconnection includes an organic layer disposed on the at least one redistribution line. The organic layer is more flexible than the plurality of semiconductor chips.Type: GrantFiled: May 16, 2019Date of Patent: September 8, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Hohyeuk Im
-
Patent number: 10756030Abstract: A semiconductor package includes a support frame, and including a cavity, a semiconductor chip disposed in the cavity and having an active surface on which contact pads are arranged, and a connection member on the support frame and on the active surface of the semiconductor chip. The semiconductor chip includes a first insulating film disposed on the active surface and exposing the contact pads, a second insulating film disposed on the first insulating film and including a first opening exposing connection regions of the contact pads, and a conductive crack preventing layer disposed on the connection regions and having an outer peripheral region extending to a portion of the second insulating film around the first opening. The connection member includes an insulating layer including a second opening exposing the connection regions; and a redistribution layer connected to the contact pads through the second opening.Type: GrantFiled: March 5, 2019Date of Patent: August 25, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Ji Eun Park, Mi Jin Park
-
Patent number: 10748825Abstract: In some embodiments, the present disclosure relates to a package for holding a plurality of integrated circuits. The package includes a first conductive pad disposed over a first substrate and a second conductive pad disposed over a second substrate. The second conductive pad is a multi-layer structure having an uppermost metal layer including titanium or nickel. A molding structure surrounds the first substrate and the second substrate. A conductive structure is over the first substrate and the second substrate. The conductive structure is conductively coupled to the second conductive pad.Type: GrantFiled: April 12, 2019Date of Patent: August 18, 2020Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Wan-Yu Lee, Chun-Hao Tseng, Jui Hsieh Lai, Tien-Yu Huang, Ying-Hao Kuo, Kuo-Chung Yee
-
Patent number: 10743404Abstract: A semiconductor device includes a metal base, a transistor die mounted on the metal base, a lid over the transistor die, and a multilayer printed circuit board electrically connected to the transistor die. The multilayer printed circuit board comprises a first portion positioned between the lid and the metal base, a second portion positioned outside of the lid, a plurality of embedded conductive layers, an embedded dielectric layer disposed between at least two of the plurality of embedded conductive layers, and at least one embedded reactive component formed from at least one of the embedded conductive layers.Type: GrantFiled: December 31, 2019Date of Patent: August 11, 2020Assignee: CREE, INC.Inventors: Qianli Mu, Cristian Gozzi, Asmita Dani
-
Patent number: 10734328Abstract: A semiconductor package includes a first redistribution structure, a semiconductor die disposed on the first redistribution structure, a die attach material disposed between the first redistribution structure and the semiconductor die, and an insulating encapsulant disposed on the first redistribution structure. A first shortest distance from a midpoint of a bottom edge of the semiconductor die to a midpoint of an bottom edge of an extruded region of the die attach material in a width direction of the semiconductor die is greater than a second shortest distance between an endpoint of the bottom edge of the semiconductor die to an endpoint of the bottom edge of the extruded region of the die attach material. The insulating encapsulant encapsulates the semiconductor die and the die attach material. An inclined interface is between the insulating encapsulant and the extruded region of the die attach material.Type: GrantFiled: December 16, 2019Date of Patent: August 4, 2020Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Po-Yuan Teng, Hao-Yi Tsai, Tin-Hao Kuo, Ching-Yao Lin, Teng-Yuan Lo, Chih Wang
-
Patent number: 10734315Abstract: A display device includes a substrate; a pixel connected to a gate line and a data line on the substrate; a connection unit connected to one of the gate line and the data line of the substrate; and a driving integrated circuit mounted on the connection unit. The connection unit includes: a lead line connected to the driving integrated circuit; and at least one first dummy line adjacent to a first side of the connection unit intersecting a side of the substrate, the first dummy line not connected to any line of the connection unit including the driving integrated circuit and the lead line.Type: GrantFiled: August 17, 2017Date of Patent: August 4, 2020Assignee: Seoul Viosys Co., Ltd.Inventor: Myongsoo Oh
-
Patent number: 10714417Abstract: A packaged semiconductor device includes a metal substrate having a center aperture with a plurality of raised traces around the center aperture including a metal layer on a dielectric base layer. A semiconductor die that has a back side metal (BSM) layer is mounted top side up in a top portion of the center aperture. A single metal layer directly between the BSM layer and walls of the metal substrate bounding the center aperture to provide a die attachment that fills a bottom portion of the center aperture. Leads having at least one bend that contact the metal layer are on the plurality of traces and include a distal portion that extends beyond the metal substrate. Bond wires are between the traces and bond pads on the semiconductor die. A mold compound provides encapsulation.Type: GrantFiled: February 14, 2020Date of Patent: July 14, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Nazila Dadvand, Christopher Daniel Manack
-
Patent number: 10706346Abstract: The invention relates to a method for producing a chip card module. According to this method, the following are produced: a module with a substrate having contacts and an electronic chip connected to at least some contacts; an antenna on a carrier, this antenna including two ends, each equipped with a connection land; a cavity in at least one layer of the card at least partially covering the carrier, in order to house the module and to expose the connection lands of the antenna; a first end of a wire is connected directly to a connection pad of the chip, and another portion is connected directly to a connection land of the antenna, after having inserted the module into the cavity.Type: GrantFiled: January 25, 2017Date of Patent: July 7, 2020Assignee: Linxens HoldingInventor: Eric Eymard
-
Patent number: 10684322Abstract: In a method of testing a semiconductor wafer including a scribe line and multiple dies, the method includes implementing a first landing pad on the scribe line, and implementing a first interconnect on the scribe line and between the first landing pad and a first cluster of the dies, thereby coupling the first landing pad to the first cluster of dies. The method also includes performing the testing of the first cluster of dies using automated test equipment (ATE) coupled to a probe tip by contacting the first landing pad with the probe tip, and applying an ATE resource to the first cluster of dies.Type: GrantFiled: January 14, 2019Date of Patent: June 16, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Rubin Ajit Parekhji, Mahesh M. Mehendale, Vinod Menezes, Vipul K. Singhal
-
Patent number: 10679973Abstract: Emitter packages and LEDs displays utilizing the packages are disclosed, with the packages providing advantages such as reducing the cost and interconnect complexity for the packages and displays. One emitter package comprises a casing with a plurality of cavities, each cavity having at least one LED. A lead frame structure is included integral to the casing, with the at least one LED from each of the cavities mounted to the lead frame structure. The package is capable of receiving electrical signals for independently controlling the emission from a first and second of the cavities. One LED display utilizes the LED packages mounted in relation to one another to generate a message or image. The LED packages comprise multiple pixels each having at least one LED, with each package capable of receiving electrical signals for independently controlling the emission of at least a first and second of the pixels.Type: GrantFiled: June 13, 2017Date of Patent: June 9, 2020Assignee: Cree Huizhou Solid State Lighting Company LimitedInventors: Chak Hau Charles Pang, Chi Keung Alex Chan, David Emerson, Yue Kwong Victor Lau, Zhenyu Zhong
-
Patent number: 10672688Abstract: A semiconductor power device including a base plate, a ring frame disposed over the base plate, a semiconductor power die disposed on the base plate and surrounded by the ring frame, an input lead by way the semiconductor power die receives an input signal, wherein the input lead is disposed over a first portion of the ring frame, and an output lead by way an output signal generated by the semiconductor power die is sent to another device, wherein the output lead is disposed over a second portion of the ring frame. The ring frame may be comprised of a relatively high thermal conductivity material, such as beryllium-oxide (Be), silicon-carbide (SiC), diamond, aluminum nitride (AlN), or others. The ring frame produces at least one more heat path between the active region of the semiconductor power die and the base plate so as to reduce the effective thermal impedance.Type: GrantFiled: May 18, 2018Date of Patent: June 2, 2020Assignee: Integra Technologies, Inc.Inventor: William Veitschegger
-
Patent number: 10672712Abstract: Various arrangements of multi-RDL structure devices are disclosed. In one aspect, an apparatus is provided that includes a first redistribution layer structure and a second redistribution layer structure mounted on the first redistribution layer structure. A first semiconductor chip is mounted on the second redistribution layer structure and electrically connected to both the second redistribution layer structure and the first redistribution layer structure.Type: GrantFiled: July 30, 2018Date of Patent: June 2, 2020Assignee: Advanced Micro Devices, Inc.Inventors: Milind S. Bhagavat, Lei Fu, Farshad Ghahghahi
-
Patent number: 10658330Abstract: A semiconductor device includes a standardized carrier. A semiconductor wafer includes a plurality of semiconductor die and a base semiconductor material. The semiconductor wafer is singulated through a first portion of the base semiconductor material to separate the semiconductor die. The semiconductor die are disposed over the standardized carrier. A size of the standardized carrier is independent from a size of the semiconductor die. An encapsulant is deposited over the standardized carrier and around the semiconductor die. An interconnect structure is formed over the semiconductor die while leaving the encapsulant devoid of the interconnect structure. The semiconductor device is singulated through the encapsulant. Encapsulant remains disposed on a side of the semiconductor die.Type: GrantFiled: June 19, 2017Date of Patent: May 19, 2020Assignee: STATS ChipPAC Pte. Ltd.Inventors: Byung Joon Han, Il Kwon Shim, Yaojian Lin, Pandi C. Marimuthu
-
Patent number: 10643956Abstract: A semiconductor package includes: a frame having first and second through-holes spaced apart from each other; passive components disposed in the first through-hole; a semiconductor chip disposed in the second through-hole and having an active surface on which connection pads are disposed and an inactive surface opposing the active surface; a first encapsulant covering at least portions of the passive components and filling at least portions of the first through-hole; a second encapsulant covering at least portions of the semiconductor chip and filling at least portions of the second through-hole; and a connection structure disposed on the frame, the passive components, and the active surface of the semiconductor chip and including wiring layers electrically connected to the passive components and the connection pads of the semiconductor chip. The second encapsulant has a higher electromagnetic wave absorption rate than that of the first encapsulant.Type: GrantFiled: January 30, 2019Date of Patent: May 5, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyung Joon Kim, Sang Jong Lee, Yoon Seok Seo
-
Patent number: 10645813Abstract: A photoresist is deposited on a seed layer on a substrate. A first region of the photoresist is removed to expose a first portion of the seed layer to form a via-pad structure. A first conductive layer is deposited onto the first portion of the seed layer. A second region of the photoresist adjacent to the first region is removed to expose a second portion of the seed layer to form a line. A second conductive layer is deposited onto the first conductive layer and the second portion of the seed layer.Type: GrantFiled: December 21, 2018Date of Patent: May 5, 2020Assignee: Intel CorporationInventors: Brandon M. Rawlings, Henning Braunisch
-
Patent number: 10630257Abstract: A filter includes a parallel arm resonator and an interdigital capacitor. The parallel arm resonator has an IDT electrode defined by first electrode fingers. The interdigital capacitor is defined by second electrode fingers and is connected to the parallel arm resonator. The electrode finger pitch of the second electrode fingers is smaller than the electrode finger pitch of the first electrode fingers. The film thickness of the second electrode fingers is smaller than the film thickness of the first electrode fingers. A self-resonant frequency of the interdigital capacitor is higher than a pass band of the filter.Type: GrantFiled: March 6, 2019Date of Patent: April 21, 2020Assignee: MURATA MANUFACTURING CO., LTD.Inventor: Koji Nosaka
-
Patent number: 10629510Abstract: An integrated circuit package and a method of fabrication of the same are provided. An opening is formed in a substrate. An embedded heat dissipation feature (eHDF) is placed in the opening in the substrate and is attached to the substrate using a high thermal conductivity adhesive. One or more bonded chips are attached to the substrate using a flip-chip method. The eHDF is thermally attached to one or more hot spots of the bonded chips. In some embodiments, the eHDF may comprise multiple physically disconnected portions. In other embodiments, the eHDF may have a perforated structure.Type: GrantFiled: May 21, 2018Date of Patent: April 21, 2020Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Wensen Hung, Szu-Po Huang, Hsiang-Fan Lee, Kim Hong Chen, Chi-Hsi Wu, Shin-Puu Jeng
-
Patent number: 10622310Abstract: A display device comprises a display panel substrate and a glass substrate over said display panel substrate, wherein said display panel substrate comprises multiple contact pads, a display area, a first boundary, a second boundary, a third boundary and a fourth boundary, wherein said display area comprises a first edge, a second edge, a third edge and a fourth edge, wherein said first boundary is parallel to said third boundary and said first and third edges, wherein said second boundary is parallel to said fourth boundary and said second and fourth edges, wherein a first least distance between said first boundary and said first edge, wherein a second least distance between said second boundary and said second edge, a third least distance between said third boundary and said third edge, a fourth distance between said fourth boundary and said fourth edge, and wherein said first, second, third and fourth least distances are smaller than 100 micrometers, and wherein said glass substrate comprising multiple metaType: GrantFiled: September 11, 2016Date of Patent: April 14, 2020Inventor: Ping-Jung Yang
-
Patent number: 10615056Abstract: The present disclosure discloses a method of packaging a chip and a chip package structure. The method of packaging the chip includes: mounting at least one chip to be packaged on a carrier, a back surface of the chip to be packaged facing upwards and an active surface facing towards the carrier; forming a sealing layer, the sealing layer being at least wrapped around the at least one chip to be packaged; forming a first encapsulation layer, wherein the first encapsulation layer covers the entire carrier for encapsulating the at least one chip to be packaged and the sealing layer; detaching the carrier to expose the active surface of the at least one chip to be packaged; and completing the packaging by a rewiring process on the active surface of the at least one chip to be packaged.Type: GrantFiled: November 29, 2017Date of Patent: April 7, 2020Assignee: PEP INNOVATION PTE LTD.Inventor: Hwee Seng Jimmy Chew
-
Patent number: 10607931Abstract: A packaged semiconductor device includes a metal substrate having a center aperture with a plurality of raised traces around the center aperture including a metal layer on a dielectric base layer. A semiconductor die that has a back side metal (BSM) layer is mounted top side up in a top portion of the center aperture. A single metal layer directly between the BSM layer and walls of the metal substrate bounding the center aperture to provide a die attachment that fills a bottom portion of the center aperture. Leads having at least one bend that contact the metal layer are on the plurality of traces and include a distal portion that extends beyond the metal substrate. Bond wires are between the traces and bond pads on the semiconductor die. A mold compound provides encapsulation.Type: GrantFiled: July 3, 2018Date of Patent: March 31, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Nazila Dadvand, Christopher Daniel Manack
-
Patent number: 10575394Abstract: A Doherty amplifier includes a metal baseplate having a die attach region and a peripheral region; a main amplifier and one or more peaking amplifiers, each amplifier comprising a transistor die that includes at least one RF terminal; and a multilayer circuit board having a first side attached to the peripheral region and a second side facing away from the baseplate. The circuit board includes two embedded electrically conductive layers separated from the two sides by respective composite fiber layers, and an embedded dielectric layer disposed between the embedded electrically conductive layers and having a higher dielectric constant than either of the composite fiber layers. The Doherty amplifier also includes an RF impedance matching network that is electrically connected to an RF terminal of at least one amplifier transistor die, and that comprises one or more reactive components formed from at least one of the embedded electrically conductive layers.Type: GrantFiled: December 4, 2018Date of Patent: February 25, 2020Assignee: CREE, INC.Inventors: Qianli Mu, Cristian Gozzi, Asmita Dani
-
Patent number: 10559510Abstract: In a general aspect, an apparatus can include a metal layer, a first semiconductor die, a second semiconductor die, a molding compound, a first electrical contact and a second electrical contact. The first semiconductor die can have a first side disposed on the metal layer. The second semiconductor die can have a first side disposed on the metal layer. The metal layer can electrically couple the first side of the first semiconductor die with the first side of the second semiconductor die. The molding compound can at least partially encapsulate the metal layer, the first semiconductor die and the second semiconductor die. The first electrical contact can be to a second side of the first semiconductor die and disposed on a surface of the apparatus. The second electrical contact can be to a second side of the second semiconductor die and disposed on the surface of the apparatus.Type: GrantFiled: November 14, 2017Date of Patent: February 11, 2020Assignee: Semiconductor Components Industries, LLCInventors: Soon Wei Wang, Jin Yoong Liong, Chee Hiong Chew, Francis J. Carney
-
Patent number: 10553538Abstract: Semiconductor packages having variable redistribution layer thicknesses are described. In an example, a semiconductor package includes a redistribution layer on a dielectric layer, and the redistribution layer includes first conductive traces having a first thickness and second conductive traces having a second thickness. The first thickness may be different than the second thickness, e.g., the first thickness may be less than the second thickness.Type: GrantFiled: October 4, 2018Date of Patent: February 4, 2020Assignee: Intel CorporationInventors: Klaus Jürgen Reingruber, Sven Albers, Christian Georg Geissler, Georg Seidemann, Bernd Waidhas, Thomas Wagner, Marc Dittes
-
Patent number: 10553529Abstract: A semiconductor device includes a plurality of semiconductor chips spaced apart from each other. A space region is formed between adjacent semiconductor chips of the plurality of semiconductor chips. A redistribution layer is disposed on at least one of the semiconductor chips. The redistribution layer includes at least one redistribution line electrically connected to the at least one of the semiconductor chip. The redistribution layer includes an interconnection disposed in the space region. The interconnection includes an organic layer disposed on the at least one redistribution line. The organic layer is more flexible than the plurality of semiconductor chips.Type: GrantFiled: August 31, 2016Date of Patent: February 4, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Hohyeuk Im
-
Patent number: 10553544Abstract: Package assemblies including a die stack and related methods of use. The package assembly includes a substrate with a first surface, a second surface, and a third surface bordering a through-hole extending from the first surface to the second surface. The assembly further includes a die stack, a conductive layer, and a lid. The die stack includes a chip positioned inside the through-hole in the substrate. A section of the conductive layer is disposed on the third surface of the substrate. A portion of the lid is disposed between the first chip and the section of the conductive layer. The conductive layer is configured to be coupled with power, and the lid is configured to be coupled with ground. The portion of the lid may act as a first plate of a capacitor, and the section of the conductive layer may act as a second plate of the capacitor.Type: GrantFiled: October 27, 2017Date of Patent: February 4, 2020Assignee: International Business Machines CorporationInventors: Mark C. Lamorey, Janak G. Patel, Peter Slota, Jr., David B. Stone