With Separate Tie Bar Element Or Plural Tie Bars Patents (Class 257/670)
-
Patent number: 7775784Abstract: A light-emitting diode packaging apparatus is disclosed, which is used for a supporting member having a plurality of supporting pieces to be inserted therein for the subsequent molding and packaging operations, including a mold base for a plurality of supporting pieces of a supporting member to be inserted therein, and a controller for inserting into the mold base and positioning the supporting member. This invention features forming a positioning foot at the periphery of at least one electrode pin of each of the supporting pieces, and also forming a corresponding first positioning aperture on the mold cup of the mold base for the positioning of the supporting pieces. The present invention also provides a mold base and supporting pieces for use with the light-emitting diode packaging apparatus.Type: GrantFiled: May 25, 2007Date of Patent: August 17, 2010Assignee: Industrial Technology Research InstituteInventors: Ming-Te Lin, Ming-Yao Lin, Kuang-Yu Tai
-
Patent number: 7777312Abstract: A semiconductor device is disclosed which includes a tab (5) for use in supporting a semiconductor chip (8), a seal section (12) as formed by sealing the semiconductor chip (8) with a resin material, more than one tab suspension lead (4) for support of the tab (5), a plurality of electrical leads (2) which have a to-be-connected portion as exposed to outer periphery on the back surface of the seal section (12) and a thickness reduced portion as formed to be thinner than said to-be-connected portion and which are provided with an inner groove (2e) and outer groove (2f) in a wire bonding surface (2d) as disposed within the seal section (12) of said to-be-connected portion, and wires (10) for electrical connection between the leads (2) and pads (7) of the semiconductor chip (8), wherein said thickness reduced portion of the leads (2) is covered by or coated with a sealing resin material while causing the wires (10) to be contacted with said to-be-connected portion at specified part lying midway between the outerType: GrantFiled: August 1, 2008Date of Patent: August 17, 2010Assignees: Renesas Technology Corp., Hitachi Yonezawa Electronics Co., Ltd.Inventor: Yoshihiko Shimanuki
-
Patent number: 7772681Abstract: Semiconductor die packages are disclosed. An exemplary semiconductor die package includes a premolded substrate. The premolded substrate can have a semiconductor die attached to it, and an encapsulating material may be disposed over the semiconductor die.Type: GrantFiled: June 19, 2006Date of Patent: August 10, 2010Assignee: Fairchild Semiconductor CorporationInventors: Rajeev Joshi, Chung-Lin Wu, Venkat Iyer
-
Patent number: 7768105Abstract: A method for making a premolded clip structure is disclosed. The method includes obtaining a first clip and a second clip, and forming a molding material around the first clip comprising a first surface and the second clip comprising a second surface. The first surface of the first clip structure and the second surface of the second clip structure are exposed through the molding material, and a premolded clip structure is then formed.Type: GrantFiled: January 24, 2007Date of Patent: August 3, 2010Assignee: Fairchild Semiconductor CorporationInventors: Erwin Victor Cruz, Maria Cristina B. Estacio
-
Patent number: 7763958Abstract: An improved leadframe panel suitable for use in packaging IC dice for use in power applications is described. The described leadframe panel enables more efficient means of encapsulation and singulation as compared with a conventional power leadframe panel. Additionally, a thin IC power package is described that enables increased package heat dissipation, the use of a larger die attach pad as well as the use of a larger die as compared with conventional power devices.Type: GrantFiled: May 25, 2007Date of Patent: July 27, 2010Assignee: National Semiconductor CorporationInventors: Peng Soon Lim, Terh Kuen Yii, Sek Hoi Chong
-
Patent number: 7754537Abstract: A wafer or a portion of a wafer including capped chips such as surface acoustic wave (SAW) chips is provided with terminals by applying a terminal-bearing element such as a dielectric element with terminals and leads thereon, or a lead frame, so that the terminal-bearing element covers the caps, and the leads are aligned with channels or other depressions between the caps. The leads are connected to contacts on the wafer, and the wafer is severed to form individual units, each including terminals supported by the cap and connected to the contacts by the leads. The resulting units can be handled and processed in the same manner as ordinary chips or chip assemblies.Type: GrantFiled: February 25, 2004Date of Patent: July 13, 2010Assignee: Tessera, Inc.Inventors: Belgacem Haba, Yoichi Kubota
-
Patent number: 7750444Abstract: A LOC semiconductor package with the leadframe for the package is revealed. The LOC semiconductor package primarily comprises a plurality of leadframe's leads, at least a tie bar, a chip, and an encapsulant encapsulating the components mentioned above. Each lead has a bonding finger. The tie bar has a dummy finger where the dummy finger is linearly disposed at one side of the disposition area of the bonding fingers. The chip has an active surface with the bonding fingers. When the dummy finger and the bonding fingers are disposed above the active surface by a die-attaching layer, the dummy finger is adjacent to one edge of the active surface. The bonding fingers are electrically connected with the bonding pads. The dummy finger will bear the concentrated stresses to avoid the bonding fingers on the active surface to delamination or break due to external stresses and to avoid the interference to the layout of the leads.Type: GrantFiled: May 19, 2008Date of Patent: July 6, 2010Assignee: Powertech Technology Inc.Inventors: Wen-Jeng Fan, Yu-Mei Hsu
-
Publication number: 20100148327Abstract: A semiconductor die package. The semiconductor die package includes a leadframe structure comprising a first lead structure comprising a die attach pad, a second lead structure, and a third lead structure. It also includes a semiconductor die comprising a first surface and a second surface. The semiconductor die is on the die attach pad of the leadframe structure. The first surface is proximate the die attach pad. The semiconductor die package further includes a clip structure comprising a first interconnect structure and a second interconnect structure, the first interconnect structure comprising a planar portion and a protruding portion, the protruding portion including an exterior surface and side surfaces defining the exterior surface. The protruding portion extends from the planar portion of the first interconnect structure.Type: ApplicationFiled: December 12, 2008Publication date: June 17, 2010Inventor: Ruben P. Madrid
-
Patent number: 7737537Abstract: Embodiments provide an electronic device. The electronic device includes a leadframe having a first face that defines an island and multiple leads configured to communicate with a chip attached to the island, a first structure element separate from and coupled to a first face of the leadframe, at least one electrical connector coupled between the chip and the first structure element, and at least one electrical connector coupled between the first structure element and one of the multiple leads.Type: GrantFiled: December 12, 2007Date of Patent: June 15, 2010Assignee: Infineon Technologies AGInventors: Thomas Bemmerl, Thomas Mende, Bernd Rakow
-
Patent number: 7737538Abstract: A semiconductor package. The semiconductor package of the invention comprises: a substrate comprising at least one exposed area with photosensitive devices; a cover for isolating the exposed area from the external atmosphere, wherein one of either the substrate or the cover is a base, and the other is a top structure; and a dam formed on the base to form a cavity, wherein the top of the dam has a recess, the dam is attached the top structure by an adhesive, and the cavity corresponds to the exposed area.Type: GrantFiled: November 8, 2007Date of Patent: June 15, 2010Assignee: VisEra Technologies Company LimitedInventors: Chao-Chen Chen, Lin-Gi Yang, Chia-Chi Chou, Shih-Chieh Teng
-
Patent number: 7723828Abstract: A LOC leadframe-based semiconductor package includes a chip with multiple rows of bonding pads. At least a bus bar is attached to the chip and is disposed between a first row of bonding pads and the fingers of the leads. A plurality of bonding wires electrically connect the first row of bonding pads to the fingers of the leads. The portion of the bus bar attached to the active surface of the chip includes a bent section bent away from the fingers. A long bonding wire electrically connects one of a second row of bonding pads to one of the fingers of the leads by overpassing the bent section. Therefore, the distance between the long bonding wire and the bus bar is increased to avoid electrical short between the long bonding wire and the bus bar and to enhance the quality of electrical connections of the LOC semiconductor package.Type: GrantFiled: February 8, 2008Date of Patent: May 25, 2010Assignee: Powertech Technology Inc.Inventors: Wen-Jeng Fan, Yu-Mei Hsu
-
Publication number: 20100123226Abstract: A semiconductor package includes a die pad; a semiconductor die mounted on the die pad; a plurality of leads in a first horizontal plane disposed along peripheral edges of the die pad; a ground bar downset from the first horizontal plane to a second horizontal plane between the leads and the die pad; a plurality of downset tie bars connecting the ground bar with the die pad; a plurality of ground wires bonding to both of the ground bar and the die pad; and a molding compound at least partially encapsulating the die pad, inner ends of the leads such that bottom surface of the die pad is exposed within the molding compound.Type: ApplicationFiled: November 19, 2008Publication date: May 20, 2010Inventors: Nan-Jang Chen, Yau-Wai Wong
-
Publication number: 20100117205Abstract: A method of manufacture of an integrated circuit package system includes forming a paddle having a paddle top surface, the paddle top surface having a depression provided therein, forming an external interconnect having a lead tip and a lead body with the lead body having a first recess segment along a length-wise dimension of the lead body, connecting a device over the paddle top surface and the external interconnect, and filling a substantially electrically nonconductive material in the depression.Type: ApplicationFiled: January 19, 2010Publication date: May 13, 2010Inventors: Byung Tai Do, Sung Uk Yang
-
Patent number: 7714419Abstract: An integrated circuit package system comprising: providing an elevated tiebar; forming a die paddle connected to the elevated tiebar; attaching an integrated circuit die over the die paddle adjacent the elevated tiebar; attaching a shield over the elevated tiebar and the integrated circuit die; and forming an encapsulant over a portion of the elevated tiebar, the die paddle, and the integrated circuit die.Type: GrantFiled: December 27, 2007Date of Patent: May 11, 2010Assignee: Stats Chippac Ltd.Inventors: Zigmund Ramirez Camacho, Lionel Chien Hui Tay, Henry Descalzo Bathan, Guruprasad Badakere Govindaiah
-
Patent number: 7714418Abstract: An improved leadframe panel suitable for use in packaging IC dice is described. The described leadframe panel is configured such that the amount of leadframe material that is removed during singulation of the leadframe panel is reduced.Type: GrantFiled: July 23, 2007Date of Patent: May 11, 2010Assignee: National Semiconductor CorporationInventors: Peng Soon Lim, Terh Kuen Yii, Mohd Sabri Bin Mohamad Zin, Ken Pham
-
Publication number: 20100109134Abstract: Semiconductor packages that contain multiple dies and methods for making such packages are described. The semiconductor packages contain a leadframe with multiple dies and also contain a single premolded clip that connects the dies. The premolded clip connects the solderable pads of the source die and gate die to the source and gate of the leadframe via standoffs. The solderable pads on the dies and on the standoffs provide a substantially planar surface to which the premolded clip is attached. Such a configuration increases the cross-sectional area of the interconnection when compared to wirebonded connections, thereby improving the electrical (RDSon) and the thermal performance of the semiconductor package. Such a configuration also lowers costs relative to similar semiconductor packages that use wirebonded connections. Other embodiments are described.Type: ApplicationFiled: October 31, 2008Publication date: May 6, 2010Inventor: Armand Vincent C. Jereza
-
Patent number: 7705469Abstract: The present invention provides a semiconductor device which comprises a lead frame including a die pad having one or two or more openings, a substrate mounted over the die pad so as to expose a plurality of semiconductor chip connecting second electrode pads from the openings of the die pad, a plurality of semiconductor chips mounted over the die pad and the substrate, bonding wires that connect chip electrode pads of the semiconductor chip and their corresponding semiconductor chip connecting first and second electrode pads of the substrate, and a sealing portion which covers these and is provided so as to expose parts of leads.Type: GrantFiled: April 17, 2008Date of Patent: April 27, 2010Assignee: Oki Semiconductor Co., Ltd.Inventor: Yuichi Yoshida
-
Patent number: 7705444Abstract: A semiconductor device in which a semiconductor chip, a lead frame and metal wires for electrically connecting the lead frame are sealed with sealing resin. The lead frame has a plurality of lead terminal portions, a supporting portion for supporting the semiconductor chip, and hanging lead portions supporting the supporting portion. Each of the lead terminal portions adjacent to the hanging lead portion is a chamfered lead terminal portion having, at its head, a chamfered portion formed substantially in parallel with the hanging lead portion so as to avoid interference with the hanging lead portion.Type: GrantFiled: March 9, 2004Date of Patent: April 27, 2010Assignee: Rohm Co., Ltd.Inventor: Kazutaka Shibata
-
Patent number: 7678617Abstract: An improved arrangement and process for packaging integrated circuits are described. More particularly, a universal lamination tool is described that functions to secure an adhesive film to a lead frame. The lamination tool of the present invention uses compressed gas to press the lead frame against the adhesive film. In this manner, the lamination tool itself does not physically press on the lead frame thereby substantially reducing the likelihood of damage to the bonding wires or other delicate components during this stage of the encapsulation process. Moreover, such a lamination tool is not package specific making it applicable for a wide variety of package configurations and lead frame sizes.Type: GrantFiled: December 21, 2006Date of Patent: March 16, 2010Assignee: National Semiconductor CorporationInventor: Jaime Bayan
-
Patent number: 7674657Abstract: There is provided a method of making an encapsulated component package, including providing a support for supporting the components of the package during encapsulation, the support including legs extending beyond the perimeter of the final package, rupturing the support legs, and covering the exposed ends of the legs with an insulating material. There is also provided a package formed in accordance with the method.Type: GrantFiled: March 12, 2008Date of Patent: March 9, 2010Assignee: Infineon Technologies AGInventors: Chai Wei Heng, Yang Hong Heng, Yong Chern Poh
-
Patent number: 7663246Abstract: A stacked package structure with leadframe having bus bar, comprising: a leadframe composed of a plurality of inner leads arranged in rows facing each other, a plurality of outer leads, and a die pad, in which the die pad is provided between the inner leads and is vertically distant from the inner leads; a bus bar being provided between the inner leads and the die pad; an offset chip-stacked structure stacked by a plurality of chips, the offset chip-stacked structure being fixedly connected to a first surface of the die pad and electrically connected to the inner leads; and an encapsulant covering the offset chip-stacked structure, the inner leads, the first surface of die pad, and the upper surface of bus bar, the second surface of die pad and the lower surface of bus bar being exposed and the outer leads extending out of the encapsulant.Type: GrantFiled: August 2, 2007Date of Patent: February 16, 2010Assignees: Chipmos Technologies Inc., Chipmos Technologies (Bermuda) Ltd.Inventors: Yu-Ren Chen, Geng-Shin Shen, Hung Tsun Lin
-
Patent number: 7662672Abstract: A manufacturing process of a leadframe-based BGA package is disclosed. A leadless leadframe with an upper layer and a lower layer is provided for the package. The upper layer includes a plurality of ball pads, and the lower layer includes a plurality of sacrificial pads aligning and connecting with the ball pads. A plurality of leads are formed in either the upper layer or the lower layer to interconnect the ball pads or the sacrificial pads. An encapsulant is formed to embed the ball pads after chip attachment and electrical connections. During manufacturing process, a half-etching process is performed after encapsulation to remove the sacrificial pads to make the ball pads electrically isolated and exposed from the encapsulant for solder ball placement where the soldering areas of the ball pads are defined without the need of solder mask(s) to solve the problem of solder bleeding of the solder balls on the leads or the undesired spots during reflow. Moreover, mold flash can easily be detected and removed.Type: GrantFiled: May 19, 2008Date of Patent: February 16, 2010Assignees: ChipMos Technologies (Bermuda) Ltd., ChipMos Technologies Inc.Inventor: Hung-Tsun Lin
-
Patent number: 7646083Abstract: Methods, systems, and apparatuses for integrated circuit packages and lead frames are provided. A quad flat no-lead (QFN) package includes a plurality of peripherally positioned pins, a die-attach paddle, an integrated circuit die, and an encapsulating material. The die-attach paddle is positioned within a periphery formed by the pins. The die is attached to the die-attach paddle. The encapsulating material encapsulates the die on the die-attach paddle, encapsulates bond wires connected between the die and the pins, and fills a space between the pins and the die-attach paddle. One or more of the pins are extended. An extended pin may be elongated, L shaped, T shaped, or āwishboneā shaped. The extended pin(s) enable wire bonding of additional ground, power, and I/O (input/output) pads of the die in a manner that does not significantly increase QFN package cost.Type: GrantFiled: March 31, 2008Date of Patent: January 12, 2010Assignee: Broadcom CorporationInventors: Fan Yeung, Sam Ziqun Zhao, Nir Matalon, Victor Fong
-
Publication number: 20100001383Abstract: A variety of improved arrangements and processes for packaging integrated circuits are described. More particularly, methods of encapsulating dice in lead frame based IC packages are described that facilitate covering some portions of the bottom surface of the lead frame while leaving other portions of the bottom surface of the lead frame exposed. In some embodiments, a method of encapsulating integrated circuits mounted on a lead frame panel is described. The lead frame panel includes a plurality of leads having associated contacts and supports. A shim having a plurality of cavities is positioned under the lead frame such that the cavities are adjacent to the supports and not adjacent to the contacts. During the encapsulation process, encapsulant material flows under the supports such that the bottom surfaces of the supports are electrically insulated by the encapsulant while the bottom surfaces of the contacts remain exposed.Type: ApplicationFiled: September 11, 2009Publication date: January 7, 2010Applicant: NATIONAL SEMICONDUCTOR CORPORATIONInventor: Jaime BAYAN
-
Patent number: 7635910Abstract: A semiconductor package is disclosed. In one embodiment, the semiconductor package includes a leadframe including a chip position and a plurality of leadfingers. Each leadfinger includes a cutout in an inner edge providing a chip recess. The semiconductor package further includes a semiconductor chip located in the chip recess. The semiconductor chip has an active surface with a plurality of chip contact pads on each of which an electrically conductive bump is disposed. The inner portions of the leadfingers protrude into the chip position and are electrically connected to the chip contact pads by electrically conductive bumps.Type: GrantFiled: January 20, 2005Date of Patent: December 22, 2009Assignee: Infineon Technologies AGInventors: Richard Mangapul Sinaga, Najib Khan Surattee, Mohamad Yazid
-
Publication number: 20090310638Abstract: In a semiconductor laser device, a first lead has a mounting portion for mounting a semiconductor laser element on its top surface via a submount member, and a lead portion extending from the mounting portion. Given that a direction in which a primary beam is emitted from the laser element is defined as a forward direction, and that a direction vertical to the forward direction and parallel to the top surface of the mounting portion is defined as a lateral direction, the first lead has, in one region of a side face of the mounting portion, a lateral reference surface which is parallel to a side face of the semiconductor laser element and flat. In the one region of the side face of the mounting portion, a recess portion is formed adjacent to the lateral reference surface.Type: ApplicationFiled: June 16, 2009Publication date: December 17, 2009Applicant: SHARP KABUSHIKI KAISHAInventor: Nobuhiro OHKUBO
-
Publication number: 20090302443Abstract: A leadframe-based semiconductor package and a leadframe for the package are revealed. The semiconductor package primarily includes parts of the leadframe including one or more first leads, one or more second leads, and a supporting bar disposed between the first leads and the second leads and further includes a chip attached to the first leads, the second leads and the supporting bar, a plurality of bonding wires and an encapsulant. The supporting bar has an extended portion projecting from the first bonding finger and the second bonding finger and connected to a non-lead side of the encapsulant wherein the extended portion has an arched bend to absorb the pulling stresses and to block stress transmission. Cracks caused by delamination of the supporting bar will not be created during trimming the supporting bar along the non-lead side of the encapsulant. Moisture penetration along the cracks of the supporting bar to the die- bonding plane under the chip is desirably prevented.Type: ApplicationFiled: June 5, 2008Publication date: December 10, 2009Inventors: Chin-Fa Wang, Wan-Jung Hsieh, Yu-Mei Hsu
-
Publication number: 20090294934Abstract: A clip for a semiconductor device package may include two or more separate electrically conductive fingers electrically connected to each other by one or more electrically conductive bridges. A first end of at least finger is adapted for electrical contact with a lead frame. The bridges are adapted to provide electrical connection to a top semiconductor region of a semiconductor device and may also to provide heat dissipation path when a top surface of the fingers is exposed. A semiconductor device package may include the clip along with a semiconductor device and a lead frame. The semiconductor device may have a first and semiconductor regions on top and bottom surfaces respectively. The clip may be electrically connected to the top semiconductor region at the bridges and electrically connected to the lead frame at a first end of at least one of the fingers.Type: ApplicationFiled: May 30, 2008Publication date: December 3, 2009Applicant: ALPHA & OMEGA SEMICONDUCTOR, LTD.Inventors: Lei Shi, Kai Liu, Ming Sun
-
Publication number: 20090294935Abstract: A semiconductor package system includes: providing a leadframe having inner frame bars, outer frame bars, a die pad, tiebars, and rows of leads, the inner frame bars being coplanar with outer frame bars; attaching a semiconductor chip to the die pad; attaching bond wires between the semiconductor chip and the rows of leads; encapsulating the semiconductor chip, the bond wires, the inner frame bars, the outer frame bars, the die pad, the tiebars, and the rows of leads in an encapsulant; cutting a groove to remove the inner frame bars; and singulating the leadframe and the encapsulant to remove the outer frame bars.Type: ApplicationFiled: May 30, 2008Publication date: December 3, 2009Inventors: Lionel Chien Hui Tay, Seng Guan Chow, Zigmund Ramirez Camacho
-
Publication number: 20090283878Abstract: A LOC semiconductor package with the leadframe for the package is revealed. The LOC semiconductor package primarily comprises a plurality of leadframe's leads, at least a tie bar, a chip, and an encapsulant encapsulating the components mentioned above. Each lead has a bonding finger. The tie bar has a dummy finger where the dummy finger is linearly disposed at one side of the disposition area of the bonding fingers. The chip has an active surface with the bonding fingers. When the dummy finger and the bonding fingers are disposed above the active surface by a die-attaching layer, the dummy finger is adjacent to one edge of the active surface. The bonding fingers are electrically connected with the bonding pads. The dummy finger will bear the concentrated stresses to avoid the bonding fingers on the active surface to delamination or break due to external stresses and to avoid the interference to the layout of the leads.Type: ApplicationFiled: May 19, 2008Publication date: November 19, 2009Applicant: POWERTECH TECHNOLOGY INC.Inventors: Wen-Jeng FAN, Yu-Mei HSU
-
Patent number: 7619307Abstract: A leadframe-based semiconductor package and a leadframe for the package are revealed. The semiconductor package primarily includes parts of the leadframe including one or more first leads, one or more second leads, and a supporting bar disposed between the first leads and the second leads and further includes a chip attached to the first leads, the second leads and the supporting bar, a plurality of bonding wires and an encapsulant. The supporting bar has an extended portion projecting from the first bonding finger and the second bonding finger and connected to a non-lead side of the encapsulant wherein the extended portion has an arched bend to absorb the pulling stresses and to block stress transmission. Cracks caused by delamination of the supporting bar will not be created during trimming the supporting bar along the non-lead side of the encapsulant. Moisture penetration along the cracks of the supporting bar to the die-bonding plane under the chip is desirably prevented.Type: GrantFiled: June 5, 2008Date of Patent: November 17, 2009Assignee: Powertech Technology Inc.Inventors: Chin-Fa Wang, Wan-Jung Hsieh, Yu-Mei Hsu
-
Patent number: 7615853Abstract: The present invention provides a chip-stacked package structure with leadframe having multi-piece bus bar, comprising: a leadframe composed of a plurality of inner leads arranged in rows facing each other, a plurality of outer leads, and a die pad, wherein the die pad is provided between the plurality of inner leads arranged in rows facing each other and is vertically distant from the plurality of inner leads; a chip-stacked structure formed with a plurality of chips stacked together and provided on the die pad, the plurality of chips and the plurality of inner leads arranged in rows facing each other being electrically connected with each other; and an encapsulant provided to cover the chip-stacked structure and the leadframe; wherein the leadframe comprises at least a bus bar provided between the plurality of inner leads arranged in rows facing each other and the die pad, the bus bar being formed by multiple pieces.Type: GrantFiled: July 16, 2007Date of Patent: November 10, 2009Assignees: CHIPMOS Technologies Inc., CHIPMOS Technologies (Bermuda) Ltd.Inventors: Geng-Shin Shen, Wu-Chang Tu
-
Publication number: 20090267202Abstract: A semiconductor package includes a semiconductor chip, a number of pads, a number of lead bars and an encapsulation material. The semiconductor chip has an upper surface and an opposite bottom surface. Area of the upper surface exceeds that of the bottom surface. The pads are mounted on the upper surface of the semiconductor chip. The lead bars are located around the semiconductor chip and electrically connected with corresponding pads. The encapsulation material covers the semiconductor chip, the pads, the lead bars and the bonding wires.Type: ApplicationFiled: August 20, 2008Publication date: October 29, 2009Applicant: HON HAI PRECISION INDUSTRY CO., LTD.Inventor: CHING-YAO FU
-
Patent number: 7608482Abstract: A variety of improved arrangements and processes for packaging integrated circuits are described. More particularly, methods of encapsulating dice in lead frame based IC packages are described that facilitate covering some portions of the bottom surface of the lead frame while leaving other portions of the bottom surface of the lead frame exposed. In some embodiments, a method of encapsulating integrated circuits mounted on a lead frame panel is described. The lead frame panel includes a plurality of leads having associated contacts and supports. A shim having a plurality of cavities is positioned under the lead frame such that the cavities are adjacent to the supports and not adjacent to the contacts. During the encapsulation process, encapsulant material flows under the supports such that the bottom surfaces of the supports are electrically insulated by the encapsulant while the bottom surfaces of the contacts remain exposed.Type: GrantFiled: December 21, 2006Date of Patent: October 27, 2009Assignee: National Semiconductor CorporationInventor: Jaime Bayan
-
Patent number: 7605451Abstract: In various embodiments, semiconductor components and methods to manufacture semiconductor components are disclosed. In one embodiment, a method to manufacture semiconductor components includes attaching multiple heat spreaders to a semiconductor wafer. Other embodiments are described and claimed.Type: GrantFiled: June 27, 2006Date of Patent: October 20, 2009Assignee: HVVi Semiconductors, IncInventor: Dan Moline
-
Patent number: 7598599Abstract: A semiconductor package system is provided. A substrate having a die attach paddle is provided. A first plurality of leads is provided around the die attach paddle having a first plurality of lead tips. A second plurality of leads is provided around the die attach paddle interleaved with the first plurality of leads, at least some of the second plurality of leads having a plurality of depression lead tips. A first die is attached to the die attach paddle. The die is wire bonded to the first plurality of leads and the second plurality of leads. The die is encapsulated.Type: GrantFiled: March 9, 2006Date of Patent: October 6, 2009Assignee: Stats Chippac Ltd.Inventors: Seng Guan Chow, Ming Ying, Il Kwon Shim, Lip Seng Tan
-
Patent number: 7598598Abstract: A semiconductor package comprising a leadframe. The leadframe itself comprises an outer frame portion which defines a central opening. Disposed within the central opening is a die pad which defines opposed, generally planar top and bottom die pad surfaces and a peripheral edge. Connected to and extending between the outer frame portion and the peripheral edge of the die pad is at least one tie bar of the leadframe. The leadframe also includes a plurality of leads which are connected to the outer frame portion and extend into the opening at least partially about the die pad in spaced relation to the peripheral edge thereof. Each of the leads includes opposed, generally planar top and bottom lead surfaces, with at least two of the leads comprising corner leads which extend along opposed sides of the tie bar. Each of the corner leads further defines an angularly offset distal portion which extends along and in spaced relation to the tie bar.Type: GrantFiled: August 3, 2004Date of Patent: October 6, 2009Assignee: Amkor Technology, Inc.Inventors: Ludovico Bancod, Gregorio G. Dela Cruz, Fidelyn R. Canoy, Leocadio M. Alabin
-
Publication number: 20090243058Abstract: A lead frame including a shield plate, a main frame, interconnection arms, support arms, and terminals is sealed with a resin mold including a base portion for embedding the shield plate and a peripheral wall for embedding the interconnection arms and support arms, thus forming a package base. The interconnection arms and support arms are subjected to bending so as to depress the shield plate in position compared with the main frame. At least one semiconductor chip (e.g. a microphone chip) is mounted on the base portion just above the shield plate. A cover having conductivity is attached onto the main frame exposed on the upper end of the peripheral wall, thus completely producing a semiconductor device encapsulated in a package. A sound hole is formed in the cover or the package base so as to allow the internal space of the package to communicate with the external space.Type: ApplicationFiled: March 26, 2009Publication date: October 1, 2009Applicant: Yamaha CorporationInventor: Kenichi Shirasaka
-
Publication number: 20090243057Abstract: The invention provides semiconductor chip packages, tools, and methods for preventing and for correcting leadfinger deformation caused during wirebonding in semiconductor chip package manufacturing. Disclosed are improved heat blocks and methods for their use in ensuring adequate clearance between leadfingers and adjacent heat spreaders, as well as semiconductor chip package assemblies wherein a selected clearance between leadfingers and parallel surfaces may be assured. Methods of the invention include steps for supporting the proximal ends of the leadfingers using the wirebonding cavity of a heat block. Thus supported, a plurality of bondwires are attached to couple bond pads of the semiconductor chip to the proximal ends of leadfingers. Thereafter, the clearance between the wirebonded proximal ends of the leadfingers and the adjacent parallel surface of the heat spreader is adjusted using a spacing cavity of the heat block.Type: ApplicationFiled: March 26, 2008Publication date: October 1, 2009Inventors: Chien-Te Feng, Kevin Jin
-
Publication number: 20090236704Abstract: An integrated circuit package system comprising: forming a finger; forming a die pad adjacent the finger; applying a fill material around the finger and the die pad; forming a cavity in the finger and fill material; and attaching an integrated circuit die over the die pad adjacent the finger with the fill material.Type: ApplicationFiled: March 18, 2008Publication date: September 24, 2009Inventors: Zigmund Ramirez Camacho, Henry Descalzo Bathan, Abelardo Jr. Advincula, Lionel Chien Hui Tay
-
Patent number: 7592699Abstract: A strengthened semiconductor die substrate and package are disclosed. The substrate may include contact fingers formed with nonlinear edges. Providing a nonlinear contour to the contact finger edges reduces the mechanical stress exerted on the semiconductor die which would otherwise occur with straight edges to the contact fingers. The substrate may additionally or alternatively include plating traces extending at an angle from the contact fingers. Extending at an angle, at least the ends of the plating traces at the edge of the substrate are covered beneath a lid in which the semiconductor package is encased. Thus, when in use with a host device, contact between the ends of the plating traces beneath the lid and contact pins of the host device is avoided.Type: GrantFiled: December 29, 2005Date of Patent: September 22, 2009Assignee: SanDisk CorporationInventors: Hem Takiar, Cheemen Yu, Ken Jian Ming Wang, Chin-Tien Chiu, Han-Shiao Chen, Chih-Chin Liao
-
Publication number: 20090224380Abstract: A lead frame with downset baffle paddles and a semiconductor package utilizing the same are revealed. The lead frame primarily comprises a plurality of leads formed oil a first plane, a baffle paddle formed on a second plane in parallel, and an internal tie bar formed between the first plane and the second plane. The internal tie bar has at least two or more windings such as āSā shaped to flexibly connect the baffle paddle to an adjacent one of the leads. Therefore, the internal tie bar can reduce the shifting and twisting of the connected lead during the formation of the downset of the baffle paddle.Type: ApplicationFiled: March 4, 2008Publication date: September 10, 2009Inventors: Chin-Fa WANG, Wan-Jung Hsieh, Yu-Mei Hsu
-
Patent number: 7582951Abstract: Methods and apparatus for improved thermal performance and electromagnetic interference (EMI) shielding in integrated circuit (IC) packages is described. A die-up or die-down package includes a heat spreader cap defining a cavity, an IC die, and a leadframe. The leadframe includes a centrally located die attach pad, a plurality of leads, and a plurality of tie bars that couple the die attach pad to the leads. The IC die is mounted to the die attach pad. A planar rim portion of the cap that surrounds the cavity is coupled to the leadframe. The cap and the leadframe form an enclosure structure that substantially encloses the IC die, and shields EMI emanating from and radiating towards the IC die. The enclosure structure also dissipates heat generated by the IC die during operation.Type: GrantFiled: October 20, 2005Date of Patent: September 1, 2009Assignee: Broadcom CorporationInventors: Sam Ziqun Zhao, Reza-ur Rahman Khan
-
Publication number: 20090212405Abstract: A stacked die molded leadless package (MLP) stacks two dice and uses leads formed integrally with top and central clips and a leadframe to avoid wire bonding. The central clip leads are source and gate leads leading to source and gate portions of the central clip common to source and gate regions of both dice. The top clip and leadframe are thus connected to the drain regions of the upper and lower dice, the leads of the top clip being drain leads connected to the leadframe leads. The central clip and leadframe leads provide source, gate, and drain terminals in the finished MLP. A method of making the MLP includes flip-chip assembly of the clips, dice, and leadframes in pairs or greater simultaneous quantities. Spacers can be employed between connected components to ensure proper alignment and distribution of bonding material.Type: ApplicationFiled: February 26, 2008Publication date: August 27, 2009Inventors: Yong Liu, Zhongfa Yuan, Erwin lan Almagro
-
Patent number: 7576418Abstract: A lead frame structure comprises a side rail, a first paddle, a second paddle, a plurality of leads, and an downset anchor bar. The first paddle is connected to the side rail via at least one first tie bar, and the second paddle is connected to the side rail via at least one-second tie bar. The first paddle and the second paddle separated from each other are used to define an area to support a chip. These leads set on the side rail expends toward to the chip supporting area. One end of the downset anchor bar is connected to the side rail, and the other end of the downset anchor bar has a protrusion portion which is between the first paddle and the second paddle and is downset from the side rail.Type: GrantFiled: July 3, 2008Date of Patent: August 18, 2009Assignee: Orient Semiconductor Electronics, Ltd.Inventors: Chia-Yu Chen, Ta-Lin Pong, En-Shou Chang, I-Chi Cheng, Chen-Ping Su
-
Patent number: 7563648Abstract: A lead frame (52, 100, 112) for a semiconductor device (die) package (50, 102, 110) is described. Each of the leads (60) in the lead frame (52, 100, 112) includes an interposer (64) having one end (66) disposed proximate the outer face (58) of the package (50, 102, 110) and another end (68) disposed proximate the die (14). Extending from opposite ends of the interposer (64) are a board connecting post (70) and a support post (74). A bond site (78) is formed on a surface of the interposer (64) opposite the support post (74). Each of the leads (60) is electrically connected to an associated input/output (I/O) pad (80) on the die (14) via wirebonding, tape bonding, or flip-chip attachment to the bond site (78). Where wirebonding is used, a wire electrically connecting the I/O pad (80) to the bond site (78) may be wedge bonded to both the I/O pad (80) and the bond site (78). The support post (74) provides support to the end (68) of the interposer (64) during the bonding and coating processes.(FIG. 3).Type: GrantFiled: August 11, 2004Date of Patent: July 21, 2009Assignee: Unisem (Mauritius) Holdings LimitedInventors: Shafidul Islam, Daniel K. Lau, Romarico S. San Antonio, Anang Subagio, Michael H. McKerreghan, Edmunda G-O. Litilit
-
Patent number: 7556987Abstract: An integrated circuit package system is provided including forming a D-ring comprising half etching a paddle, etching a ring, and etching a tie bar. The tie bar is between the paddle and the ring. The system further includes mounting an integrated circuit die on a central portion of the D-ring, connecting the integrated circuit die and the D-ring, and encapsulating the integrated circuit die and a portion of the D-ring.Type: GrantFiled: June 30, 2006Date of Patent: July 7, 2009Assignee: Stats Chippac Ltd.Inventors: Antonio B. Dimaano, Jr., Il Kwon Shim, Sheila Rima C. Magno
-
Patent number: 7556986Abstract: A method of fabricating a memory card. The method comprises the initial step of providing a leadframe which has a dambar and a plurality of contacts, each of the contacts being attached to the dambar by at least one tie bar. A layer of tape is applied to the leadframe such that the tape the bottom contact surfaces of the contacts, at least portions of the bottom dambar surface of the dambar. Thereafter, the tie bars are removed from the leadframe. At least one semiconductor die is electrically connected to the leadframe, with a body thereafter being formed on the leadframe such that the bottom contact surfaces are exposed in an exterior surface thereof.Type: GrantFiled: June 21, 2006Date of Patent: July 7, 2009Assignee: Amkor Technology, Inc.Inventors: Jeffrey Alan Miks, Curtis Michael Zwenger, Brenda Gogue
-
Publication number: 20090166822Abstract: An integrated circuit package system comprising: providing an elevated tiebar; forming a die paddle connected to the elevated tiebar; attaching an integrated circuit die over the die paddle adjacent the elevated tiebar; attaching a shield over the elevated tiebar and the integrated circuit die; and forming an encapsulant over a portion of the elevated tiebar, the die paddle, and the integrated circuit die.Type: ApplicationFiled: December 27, 2007Publication date: July 2, 2009Inventors: Zigmund Ramirez Camacho, Lionel Chien Tay, Henry Descalzo Bathan, Guruprasad Badakere Govindaiah
-
Publication number: 20090160038Abstract: A LOC leadframe-based semiconductor package includes a chip with multiple rows of bonding pads. At least a bus bar is attached to the chip and is disposed between a first row of bonding pads and the fingers of the leads. A plurality of bonding wires electrically connect the first row of bonding pads to the fingers of the leads. The portion of the bus bar attached to the active surface of the chip includes a bent section bent away from the fingers. A long bonding wire electrically connects one of a second row of bonding pads to one of the fingers of the leads by overpassing the bent section. Therefore, the distance between the long bonding wire and the bus bar is increased to avoid electrical short between the long bonding wire and the bus bar and to enhance the quality of electrical connections of the LOC semiconductor package.Type: ApplicationFiled: February 8, 2008Publication date: June 25, 2009Applicant: POWERTECH TECHNOLOGY INC.Inventors: Wen-Jeng Fan, Yu-Mei Hsu