With Separate Tie Bar Element Or Plural Tie Bars Patents (Class 257/670)
-
Patent number: 7550827Abstract: Disclosed is a leadframe lot at least one electronic component, composing at least two electrical lead elements, each of which comprises at least one electrical lead tab and at least one retention tab. Provided between the at least one retention tab and the lead element is a score defining parallel offset between the retention tab and the adjacent region of the lead element. An additional parallel offset is defined between the lead element and the electrical lead tab, such that the retention tab and the electrical lead tab are located in a common plane. The score enables the retention tab to be removed easily without the need for a disadvantageous punched gap between the lead element and the retention tab.Type: GrantFiled: August 8, 2005Date of Patent: June 23, 2009Assignee: Osram Opto Semiconductor GmbHInventors: Karlheinz Arndt, Huey Ling Rena Lim, Georg Bogner, Stefan Gruber, Markus Schneider
-
Publication number: 20090152694Abstract: Embodiments provide an electronic device. The electronic device includes a leadframe having a first face that defines an island and multiple leads configured to communicate with a chip attached to the island, a first structure element separate from and coupled to a first face of the leadframe, at least one electrical connector coupled between the chip and the first structure element, and at least one electrical connector coupled between the first structure element and one of the multiple leads.Type: ApplicationFiled: December 12, 2007Publication date: June 18, 2009Applicant: INFINEON TECHNOLOGIES AGInventors: Thomas Bemmerl, Thomas Mende, Bernd Rakow
-
Patent number: 7541667Abstract: A manufacturing method of a semiconductor device including preparing a lead frame having a die pad, leads arranged around the die pad and a silver plating layer formed over a first portion of each of the leads, mounting a semiconductor chip over a main surface of the die pad with a rear surface of the chip fixed to the main surface of the die pad, electrically connecting electrodes of the chip with the leads through wires, forming a molding resin sealing the die pad, the first portion, the semiconductor chip, and the wires, and forming a lead-free solder plating layer over a second portion of each of the leads exposed from the molding resin. An area of the die pad is smaller than an area of the chip, and a part of the molding resin contacts with the rear surface of the chip exposed from the die pad.Type: GrantFiled: June 17, 2005Date of Patent: June 2, 2009Assignees: Hitachi, Ltd., Hitachi ULSI Systems Co., Ltd.Inventors: Yoshinori Miyaki, Hiromichi Suzuki, Kazunari Suzuki, Kunihiko Nishi
-
Patent number: 7535084Abstract: A multi-chip package with a single die pad is provided. The multi-chip package includes a leadframe having a die pad and a plurality of leads surrounding the die pad. Each of the leads includes an upper lead, a lower lead and an intermediate lead substantially perpendicularly connected to the upper and lower leads, wherein the upper and lower leads are substantially parallel to the die pad. The upper and lower surfaces of the die pad are attached with upper and lower chips respectively. The upper chip is electrically connected to the upper surface of one part of the upper leads by a plurality of first bonding wires and the lower chip is electrically connected to the lower surfaces of the other part of the upper leads by a plurality of second bonding wires. A sealant is used to encapsulate the chips and bonding wires to protect these elements from damage.Type: GrantFiled: May 16, 2007Date of Patent: May 19, 2009Assignee: Advanced Semiconductor Engineering, Inc.Inventor: Hong Hyoun Kim
-
Publication number: 20090121329Abstract: A lead frame structure comprises a side rail, a first paddle, a second paddle, a plurality of leads, and an downset anchor bar. The first paddle is connected to the side rail via at least one first tie bar, and the second paddle is connected to the side rail via at least one-second tie bar. The first paddle and the second paddle separated from each other are used to define an area to support a chip. These leads set on the side rail expends toward to the chip supporting area. One end of the downset anchor bar is connected to the side rail, and the other end of the downset anchor bar has a protrusion portion which is between the first paddle and the second paddle and is downset from the side rail.Type: ApplicationFiled: July 3, 2008Publication date: May 14, 2009Inventors: Chia-Yu Chen, Ta-Lin Pong, En-Shou Chang, I-Chi Cheng, Chen-Ping Su
-
Publication number: 20090108422Abstract: The present invention can supply power for each circuit section by separating and connecting bus-bar (21d) for each circuit section inside the semiconductor chip (22), and, in addition, can increase the number of pads (22a) for power supply or can use the lead (21a) conventionally used for power supply for signals by further making the best of the characteristics that enable the connection to bus-bar (21d) irrespective of the inner lead (21b) pitch, by making the pitch of the pad (22a) smaller than the pitch of the inner lead (21b), or by forming the pad (22a) in a zigzag arrangement.Type: ApplicationFiled: December 21, 2008Publication date: April 30, 2009Inventors: Toshio SASAKI, Fujio ITO, Hiromichi SUZUKI
-
Patent number: 7525180Abstract: Segments formed on a wiring substrate are arranged in a staggered array, and tie bars are provided between the segments.Type: GrantFiled: October 20, 2006Date of Patent: April 28, 2009Assignee: Panasonic CorporationInventor: Takeo Ochi
-
Publication number: 20090096072Abstract: A package for a semiconductor die includes a die attach pad that provides an attachment surface area for the semiconductor die, and tie bars connected to the die attach pad. The die attach pad is disposed in a first general plane and the tie bars are disposed in a second general plane offset with respect to the first general plane. A molding compound encapsulates the semiconductor die in a form having first, second, third and fourth lateral sides, a top and a bottom. The tie bars are exposed substantially coincident with at least one of the lateral sides. The form includes a discontinuity that extends along the at least one of the lateral sides, the discontinuity increasing a creepage distance measured from the tie bars to the bottom of the package.Type: ApplicationFiled: October 15, 2007Publication date: April 16, 2009Applicant: Power Integrations, Inc.Inventors: Balu Balakrishnan, Brad L. Hawthorne, Stefan Baurle
-
Publication number: 20090091009Abstract: A packaged integrated circuit device is disclosed which includes a leadframe comprising a die paddle and a plurality of lead fingers, a plurality of integrated circuit die positioned above the paddle in a stacked arrangement, a plurality of conductive structures for coupling each of the plurality of die to the lead fingers and a body of encapsulant material positioned around the plurality of die and the plurality of conductive structures, wherein the plurality of lead fingers are folded such that a portion of the lead fingers is positioned above the top surface of the body of encapsulant material.Type: ApplicationFiled: October 3, 2007Publication date: April 9, 2009Inventors: David J. Corisis, Chin Hui Chong, Choon Kuan Lee
-
Patent number: 7514293Abstract: According to the method of manufacturing a semiconductor device, a lead frame is provided wherein the thickness of a tab-side end portion of a silver plating for wire connection formed on each suspending lead 1e is smaller than that of a silver plating formed on each lead. Thereafter, a semiconductor chip is mounted onto a tab. In this case, since the entire surface of the silver plating on the suspending lead 1e is in a crushed state, it is possible to prevent contact of the semiconductor chip with the silver plating when mounting the chip onto the tab. Consequently, in a die bonding process, the semiconductor chip can slide on the tab without contacting the silver plating and thereby making it possible to diminish damage to the semiconductor chip when mounted onto the tab and hence to possibly prevent cracking or chipping of the chip when assembling the semiconductor device.Type: GrantFiled: August 14, 2008Date of Patent: April 7, 2009Assignee: Renesas Technology Corp.Inventors: Kenji Amano, Hajime Hasebe
-
Publication number: 20090085179Abstract: A semiconductor device comprises: a first and second die pads arranged side by side; a plurality of inner leads arranged around the first and second die pads; first and second chips mounted on the first and second die pads; a bar provided between the first and second chips and the plurality of inner leads, extending in an array direction of the first chip and the second chip; a plurality of wires that connect the first and second chips and the plurality of inner leads and connect the first chip and the second chip; and resin that seals the first and second die pads, the plurality of inner leads, the first and second chips, the plurality of wires and the bar, wherein the bar comprises a mark provided at a position corresponding to an area between the first chip and the second chip in an array direction of the first chip and the second chip.Type: ApplicationFiled: September 15, 2008Publication date: April 2, 2009Inventors: Kazuyuki Misumi, Kazushi Hatauchi
-
Patent number: 7511320Abstract: The invention is directed to an improvement of reliability in a chip-size package type semiconductor device and a manufacturing method thereof. A semiconductor substrate formed with a pad electrode is prepared, and a first protection layer formed of epoxy resin is formed on a front surface of the semiconductor substrate. Then, a via hole is formed from a back surface of the semiconductor substrate to the pad electrode. A wiring layer is then formed from the via hole of the semiconductor substrate, being electrically connected with the pad electrode through the via hole. Then, a second protection layer and a conductive terminal are formed, and the semiconductor substrate is separated into individual semiconductor dies by dicing.Type: GrantFiled: April 22, 2005Date of Patent: March 31, 2009Assignees: Sanyo Electric Co., Ltd., Kanto Sanyo Semiconductor Co., Ltd.Inventor: Isao Ochiai
-
Publication number: 20090079048Abstract: An integrated circuit package system is provided including: forming a die paddle; forming an under paddle leadframe including lower leadfingers thereon; attaching the under paddle leadframe to the die paddle with the lower leadfingers extending under the die paddle; attaching a die to the die paddle; and planarizing the bottom surface of the under paddle leadframe to separate the lower leadfingers under the die paddle.Type: ApplicationFiled: September 26, 2007Publication date: March 26, 2009Inventors: Guruprasad Badakere Govindaiah, Arnel Trasporto
-
Publication number: 20090072361Abstract: A multi-chip stacked package structure, comprising: a lead-frame having a top surface a back surface, the inner leads comprising a plurality of first inner leads and a plurality of second inner leads in parallel; a first chip fixedly connected to the back surface of the lead-frame, and the first chip having an active surface and a plurality of first pads adjacent to the central area of the active surface; a plurality of first metal wires electrically connected the first inner leads and the second inner leads and the first pads on the active surface of the first chip; a second chip fixedly connected to the top surface of the lead-frame, and the second chip having an active surface and a plurality of second pads adjacent to the central area of the active surface; a pair of the spacers provided on the thermal fin of the lead-frame; a plurality of second metal wires electrically connected to the top surface of first inner leads and the second inner leads and the second pads on the active surface of the second chiType: ApplicationFiled: May 19, 2008Publication date: March 19, 2009Inventors: Geng-Shin SHEN, Yu-Ren Chen
-
Publication number: 20090065913Abstract: A chip package with asymmetric molding including a lead frame, a chip, an adhesive layer, bonding wires and an encapsulant, is provided. The lead frame includes a frame body and at least a turbulent plate. The frame body has inner lead portions and outer lead portions. The turbulent plate is bended upwards to form a bulge portion and the first end of the turbulent plate is connected to the frame body. The chip is fixed under the inner lead portions and the turbulent plate is located at one side of the chip. The adhesive layer is disposed between the chip and the inner lead portions, and the bonding wires are electrically connected between the chip and the corresponding inner lead portions, respectively. The encapsulant encapsulates at least the chip, the bonding wires, the inner lead portions, the adhesive layer and the turbulent plate.Type: ApplicationFiled: November 14, 2008Publication date: March 12, 2009Applicants: CHIPMOS TECHNOLOGIES INC., CHIPMOS TECHNOLOGIES (BERMUDA) LTD.Inventor: Geng-Shin Shen
-
Publication number: 20090057852Abstract: A semiconductor die package is disclosed. The semiconductor die package includes a semiconductor die comprising an input at a first top semiconductor die surface and an output at a second bottom semiconductor die surface. A leadframe having a first leadframe surface and a second leadframe surface opposite the first leadframe surface is in the semiconductor die package and is coupled to the first top semiconductor die surface. A clip having a first clip surface and a second clip surface is coupled to the second bottom semiconductor die surface. A molding material having exterior molding material surfaces covers at least a portion of the leadframe, the clip, and the semiconductor die. The first leadframe surface and the first clip surface are exposed by the molding material, and the first leadframe surface, the first clip surface, and the exterior molding material surfaces of the molding material form exterior surfaces of the semiconductor die package.Type: ApplicationFiled: August 27, 2007Publication date: March 5, 2009Inventor: Ruben P. Madrid
-
Patent number: 7498665Abstract: An integrated circuit leadless package system is presented comprising forming a QFN leadframe comprises providing a die pad, forming a fishtail tie-bar on the die pad, forming a row of an outer contact pad around the die pad, forming an additional outer contact pad around the fishtail tie-bar, and forming an inner contact pad in a staggered position from the outer contact pad, mounting an integrated circuit on the die pad of the QFN leadframe, and attaching a bond wire from the integrated circuit to the additional outer contact pad.Type: GrantFiled: May 4, 2006Date of Patent: March 3, 2009Assignee: Stats Chippac Ltd.Inventors: Leocadio M. Alabin, Il Kwon Shim, Henry D. Bathan, Jeffrey D. Punzalan
-
Publication number: 20090045490Abstract: Included are a semiconductor package, a first bus bar, a second bus bar and a soldering control unit. The semiconductor package includes a power semiconductor element, a first electrode plate and a second electrode plate. The first bus bar is a conductive member which is soldered onto the main surface of the first electrode plate through a first solder member. The second bus bar is a conductive member which is soldered onto the main surface of the second electrode plate through a second solder member. The soldering control unit is provided on each of the main surface of the first bus bar to which the first electrode plate is soldered and the main surface of the second bus bar to which the second electrode plate is soldered, and controls the solder joint thickness.Type: ApplicationFiled: August 13, 2008Publication date: February 19, 2009Inventor: Naotake WATANABE
-
Publication number: 20090032917Abstract: The present disclosure relates to a lead frame package comprising a die attach pad and two or more electrical interconnections, wherein at least one of the two or more interconnections is affixed to the die attach pad for electrically grounding the lead frame package. The present disclosure further relates to a method for providing a lead frame package. The lead frame package comprises two or more electrical interconnections and a die attach pad. At least one electrical interconnection is affixed to the die attach pad to ground the lead frame package and at least one of the electrical interconnections is an RF signal interconnection. At least one of the die attach pad and the at least one grounding electrical interconnection is connected to a grounding contact of a circuit-board. The at least one RF signal electrical interconnection is connected to an RF signal contact on the circuit-board, thereby forming a mounted semi-conductor circuit.Type: ApplicationFiled: August 2, 2007Publication date: February 5, 2009Applicant: M/A-COM, Inc.Inventor: Ryosuke Ito
-
Patent number: 7485952Abstract: A memory card comprising a leadframe having a plurality of contacts, at least one die pad, and a plurality of conductive traces extending from respective ones of the contacts toward the die pad. Also included in the leadframe are at least two bumpers. Attached to the die pad is a semiconductor die which is electrically connected to at least one of the traces. A body defining at least two corner regions at least partially encapsulates the leadframe and the semiconductor die such that the contacts are exposed in a bottom surface defined by the body, and the bumpers are located at respective ones of the corner regions thereof.Type: GrantFiled: June 26, 2003Date of Patent: February 3, 2009Assignee: Amkor Technology, Inc.Inventors: Jeffrey A. Miks, Jung Chun Shis
-
Publication number: 20090026590Abstract: An improved leadframe panel suitable for use in packaging IC dice is described. The described leadframe panel is configured such that the amount of leadframe material that is removed during singulation of the leadframe panel is reduced.Type: ApplicationFiled: July 23, 2007Publication date: January 29, 2009Applicant: NATIONAL SEMICONDUCTOR CORPORATIONInventors: Peng Soon LIM, Terh Kuen YII, Mohd Sabri ZIN, Ken PHAM
-
Patent number: 7482679Abstract: A leadframe (40) for a semiconductor device has a radially extending leads (42) having inner lead portions (44) and outer lead portions (46), and a dam bar (48) that mechanically connects the leads (42) together near the outer lead portions (46). The inner lead portions (44) define an open area having a central region and the dam bar (48) defines a leadframe outer perimeter. A generally X-shaped die support member has arms (50) that extend from the leadframe outer perimeter and meet at the central region. A heat sink includes sections (64) that are formed between adjacent pairs of the die support member arms (50). The heat sink sections (64) are connected to the die support member arms (50) with down set tie bars (66) such that the heat sink lays in a plane below a plane of the die support member arms (50).Type: GrantFiled: October 14, 2005Date of Patent: January 27, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Azhar Aripin, Norsaidi Sariyo
-
Patent number: 7482699Abstract: The present invention can supply power for each circuit section by separating and connecting bus-bar (21d) for each circuit section inside the semiconductor chip (22), and, in addition, can increase the number of pads (22a) for power supply or can use the lead (21a) conventionally used for power supply for signals by further making the best of the characteristics that enable the connection to bus-bar (21d) irrespective of the inner lead (21b) pitch, by making the pitch of the pad (22a) smaller than the pitch of the inner lead (21b), or by forming the pad (22a) in a zigzag arrangement.Type: GrantFiled: May 16, 2003Date of Patent: January 27, 2009Assignee: Renesas Technology Corp.Inventors: Toshio Sasaki, Fujio Ito, Hiromichi Suzuki
-
Publication number: 20090020859Abstract: An electronic package is provided. The electronic package comprises a die pad having a die attached thereon. A plurality of leads surrounds the die pad and spaced therefrom to define a ring gap therebetween. At least one first common electrode bar is in the ring gap and substantially coplanar to the die pad, in which at least one of the plurality of leads extends to the first common electrode bar. A molding compound partially encapsulates the die pad and the first common electrode bar, such that the bottom surfaces of the die pad and the first common electrode bar are exposed. An electronic device with the electronic package is also disclosed.Type: ApplicationFiled: May 29, 2008Publication date: January 22, 2009Applicant: MEDIATEK INC.Inventors: Nan-Cheng CHEN, Nan-Jang CHEN, Ching-Chih LI
-
Publication number: 20090020860Abstract: A semiconductor device of a multi-pin structure using a lead frame is provided. The semiconductor device comprises a tab having a chip supporting surface, the chip supporting surface whose dimension is smaller than a back surface of a semiconductor chip, a plurality of leads arranged around the tab, the semiconductor chip mounted over the chip supporting surface of the tab, a plurality of suspending leads for supporting the tab, four bar leads arranged outside the tab so as to surround the tab and coupled to the suspending leads, a plurality of wires for coupling between the semiconductor chip and the leads, and a sealing body for sealing the semiconductor chip and the wires with resin, with first slits being formed respectively in first coupling portions of the bar leads for coupling with the suspending leads.Type: ApplicationFiled: July 21, 2008Publication date: January 22, 2009Inventor: Noriyuki TAKAHASHI
-
Publication number: 20090001530Abstract: A semiconductor device includes a lead frame including inner lead portion having inner leads connected to outer leads and relay inner leads not connected to the outer leads. A semiconductor element is mounted on a lower surface of the lead frame. Electrode pads of the semiconductor element are connected to the inner lead portion via metal wire. One end of the relay inner lead is connected to the electrode pad via the metal wire, and the other end is connected to the outer lead via a relay metal wire disposed to step over the inner lead.Type: ApplicationFiled: June 17, 2008Publication date: January 1, 2009Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Yoshiaki GOTO
-
Patent number: 7466016Abstract: A metal backing tab supports the semiconductor device and has an extending portion extending from an edge. A top leg, a middle leg and a bottom leg are all coupled to the semiconductor device and each has a lead terminal portion extending beyond the boundary of said molded housing. The top leg has a first top leg section that protrudes directly away from the molded housing, a second top leg section that bends toward a direction of a face of the molded housing, and a third top leg section bending downward. The middle leg has a first middle leg section connected to the package that protrudes away from the molded housing, and a middle leg downward section that points downward. The bottom leg has a first bottom leg section that protrudes away from the molded housing face, a second bottom leg section that points away from the molded housing face, and third bottom leg section that points downward.Type: GrantFiled: April 7, 2007Date of Patent: December 16, 2008Inventor: Kevin Yang
-
Publication number: 20080303123Abstract: An integrated circuit package system includes: providing a lead terminal; forming a dummy lead near the lead terminal; positioning a base integrated circuit adjacent the lead terminal and the dummy lead; connecting a die connector to the base integrated circuit and the dummy lead; mounting a stackable integrated circuit over the base integrated circuit; and connecting another of the die connector to the stackable integrated circuit and the dummy lead.Type: ApplicationFiled: June 5, 2008Publication date: December 11, 2008Inventors: Zigmund Ramirez Camacho, Lionel Chien Hui Tay, Jairus Legaspi Pisigan, Jeffrey D. Punzalan
-
Patent number: 7459770Abstract: A lead frame structure is provided, which includes a die pad having a first mounting portion and a second mounting portion separated from the first mounting portion by a gap. The first and second mounting portions are formed with corresponding blocking surfaces bordering the gap, so as to allow a flow rate of an encapsulating resin flowing through the gap during a molding process to be reduced by the blocking surfaces, such that different portions of the encapsulating resin respectively flowing above, in and below the die pad can have substantially the same flow rate, thereby preventing bonding wires from being deformed to cause short circuit and avoiding formation of voids. A semiconductor package with the lead frame structure is also provided.Type: GrantFiled: September 27, 2006Date of Patent: December 2, 2008Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Wen-Shan Tsai, Chien-Feng Wei, Hung-Wen Liu, Ming Cheng Lin, Lien-Chen Chiang
-
Publication number: 20080290481Abstract: The invention provides semiconductor device packages, leadframes, and methods for their manufacture, with improved characteristics for the formation of metallurgical joints. In a disclosed preferred embodiment of a semiconductor device leadframe according to the invention, a generally rectangular sheet metal body has a semiconductor device mounting site for receiving a semiconductor device. Leadfingers extend from the proximity of the device mounting site the outer edges of the leadframe. An anchor pad is included at each corner of the leadframe body, each anchor pad having a patterned surface. According disclosed aspects of the invention, the patterned surfaces of the anchor pads may include indented, embossed, or cut-out portions. According to other aspects of the invention, patterned anchor pad surfaces are plated with a low-melting point alloy and remain exposed at the corners of an encapsulated package.Type: ApplicationFiled: May 25, 2007Publication date: November 27, 2008Inventors: Takahiko Kudoh, Lance Cole Wright
-
Publication number: 20080290483Abstract: A structure of a semiconductor device is provided, where intervals can be narrowed between leads arranged around a semiconductor element to increase the number of leads, and electrical interference is prevented or reduced between the leads to cause no crosstalk between the leads. The semiconductor device of the present invention includes a semiconductor element and a plurality of leads arranged around the semiconductor element. The plurality of leads include a plurality of first leads and a plurality of second leads. The plurality of first leads are connected to electrode terminals of the semiconductor element through connection members. The plurality of second leads are arranged between the first leads and are not connected to the electrode terminals of the semiconductor element.Type: ApplicationFiled: April 30, 2008Publication date: November 27, 2008Applicant: FUJITSU LIMITEDInventor: Takahiro YURINO
-
Publication number: 20080290482Abstract: A method of packaging integrated circuit dice into exposed die packages is described. The method includes depositing a metallic layer onto the back surface of an integrated circuit wafer such that it covers the back surface. The method additionally includes applying a protective layer over the metallic layer such that the protective layer covers the metallic layer. The method further includes singulating the wafer to produce individual dice. Each die may then be electrically connected to a lead frame. The die and portions of the lead frame may then be encapsulated with a molding compound. The protective layer inhibits the molding compound from contacting the metallic layer on the back surface of the die. The protective layer is then removed from the metallic layer. As a result, an individual IC package is produced that includes a die having a metallic layer exposed on the back surface of the die.Type: ApplicationFiled: September 19, 2007Publication date: November 27, 2008Applicant: NATIONAL SEMICONDUCTOR CORPORATIONInventors: Jaime A. Bayan, Nghia Tu, Will K. Wong
-
Publication number: 20080283980Abstract: A lead frame (10) for a quad flat non-leaded semiconductor package (606), includes a tie bar (12), a first group of leads (22) extending a first length from the tie bar (12) in a transverse direction (Y), and a second group of leads (24) extending a second length from the tie bar (12) in the transverse direction (Y). The second length is greater than the first length, and leads from the first and second group of leads (22, 24) alternate in a longitudinal direction (X) along the tie bar (12) so that the first and second groups of leads are staggered. The second group of leads (24) is displaced from the first group of leads (22) in a Z-direction (Z) perpendicular to both the transverse (Y) and longitudinal (X) directions. The leads of the first and second groups of leads (22, 24) each have a respective contact terminal (26 and 28) at their distal ends. The contact terminals (26 and 28) each have a contact face (40 and 42) in a contact plane (44).Type: ApplicationFiled: April 9, 2008Publication date: November 20, 2008Applicant: FREESCALE SEMICONDUCTOR, INCInventors: Wei Gao, Zhi-Gang Bai, Li-Wei Liu, Zhi-Jie Wang, Yuan Zang, Hong Zhu
-
Publication number: 20080283979Abstract: A semiconductor package is disclosed that comprises a chip paddle and a semiconductor chip that has a plurality of bond pads. The semiconductor chip is located on an upper surface of the chip paddle. Leads are formed at intervals along the perimeter of the chip paddle. The leads are in electrical communication with the bond pads. The semiconductor chip, the chip paddle and the leads are encapsulated by an encapsulation material. The height of the semiconductor package of the invention is minimized by half etching the chip paddle to reduce the thickness of the chip paddle such that the thickness of the chip paddle is less than the thickness of the leads. Preferably, the chip paddle of the present invention is about 25-75% of the thickness of the leads.Type: ApplicationFiled: November 29, 2007Publication date: November 20, 2008Inventors: Tae Heon Lee, Mu Hwan Seo
-
Publication number: 20080283981Abstract: A chip-stacked package structure comprises a lead frame, a first chip, and a second chip. The led frame is composed of a plurality of inner leads and a plurality of outer leads. The plurality of inner leads comprises a plurality of first inner leads in parallel and a plurality of second inner leads in parallel, wherein the ends of first inner leads and the ends of second inner leads are arranged in rows facing each other at a distance. The active surface of first chip is fixedly connected to the lower surface of first inner leads and second inner leads via a first adhesive layer. A plurality of metal pads is provided near the central area of the active surface of first chip and is exposed. A second adhesive layer is formed on the back surface of second chip for fixedly connecting the back surface of second chip and the upper surface of first inner leads and second inner leads.Type: ApplicationFiled: April 23, 2008Publication date: November 20, 2008Inventors: Shih-Wen CHOU, Yu-Tang Pan, Chun-Hung Lin
-
Publication number: 20080283978Abstract: A leadframe (40) for a semiconductor device has a radially extending leads (42) having inner lead portions (44) and outer lead portions (46), and a dam bar (48) that mechanically connects the leads (42) together near the outer lead portions (46). The inner lead portions (44) define an open area having a central region and the dam bar (48) defines a leadframe outer perimeter. A generally X-shaped die support member has arms (50) that extend from the leadframe outer perimeter and meet at the central region. A heat sink includes sections (64) that are formed between adjacent pairs of the die support member arms (50). The heat sink sections (64) are connected to the die support member arms (50) with down set tie bars (66) such that the heat sink lays in a plane below a plane of the die support member arms (50).Type: ApplicationFiled: October 14, 2005Publication date: November 20, 2008Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Azhar Aripin, Norsaidi Sariyo
-
Patent number: 7449771Abstract: A method of fabricating an integrated circuit package. The method includes providing a first leadframe and a second leadframe, laminating the second leadframe to a portion of the first leadframe in order to create a multi-layer laminated leadframe, and mounting a semiconductor die on another portion of the first leadframe.Type: GrantFiled: October 9, 2003Date of Patent: November 11, 2008Assignee: ASAT Ltd.Inventors: Chun Ho Fan, Tsui Yee Lin, Kin Pui Kwan, Shui Ming Tse, Wing Him Lau, Shuk Man Wong
-
Patent number: 7446400Abstract: A chip package structure including a chip, a lead frame, first bonding wires and second bonding wires is provided. The chip has an active surface, first bonding pads and second bonding pads, wherein the first bonding pads and the second bonding pads are disposed on the active surface. The chip is fixed below the lead frame, and the lead frame includes inner leads and bus bars. The inner leads and the bus bars are disposed above the active surface of the chip, and the bus bars are located between the inner leads and the corresponding first bonding pads. The first bonding wires respectively connect the first bonding pads and the bus bars. The second bonding wires respectively connect the bus bars and a part of the inner leads. The third bonding wires respectively connect the second bonding pads and the other of the inner leads.Type: GrantFiled: September 6, 2006Date of Patent: November 4, 2008Assignees: ChipMOS Technologies, Inc., ChipMOS Technologies (Bermuda) Ltd.Inventors: Ya-Chi Chen, Chun-Ying Lin, Yu-Ren Chen, I-Hsin Mao
-
Publication number: 20080265384Abstract: A semiconductor device package (10) with a substantially rectangular shape comprising: a die attach pad (12) having a top surface and a bottom surface; a plurality of contact pads (26i-26n) provided in at least four rows that correspond to the rectangular shape of the package, each contact pad having a top surface and a bottom surface; at least two tie bars (18) for supporting the die attach pad until the singulation of the package during manufacturing thereof the tie bars having a top surface and a bottom surface and extending from the die attach pad towards a corner of the package; —a semiconductor die (20) mounted on the top surface of the die attach pad (12) and having bonding pads (44) formed thereon; a plurality of electrical connections between selected ones of the bond pads (44) and corresponding ones of the contact pads (26i-26n); an encapsulation encapsulating the semiconductor die (20), the top surface of the die attach pad (12), the electrical connections, the top surface of the tie bars (18) andType: ApplicationFiled: February 15, 2006Publication date: October 30, 2008Applicant: NXP B.V.Inventor: Peter Adrianus Jacobus Dirks
-
Publication number: 20080251899Abstract: Provided is a semiconductor device in which a plurality of chips are packaged without increasing the thickness of the package. A plurality of semiconductor elements (a first and a second semiconductor elements) that are packaged in the semiconductor device are overlaid with each other. Specifically, the first semiconductor element is fixed on the top surface of the first island while the second semiconductor element is fixed on the bottom surface of the second island. Furthermore, each of the islands (a first and a second islands) on which the semiconductor elements are respectively mounted in the present invention provides a structure has an irregular shape, and the islands are overlaid with each other along the sides of the semiconductor element to be mounted.Type: ApplicationFiled: September 26, 2007Publication date: October 16, 2008Applicants: SANYO ELECTRIC CO., LTD., SANYO SEMICONDUCTOR CO., LTD.Inventor: Hiroyoshi Urushihata
-
Publication number: 20080237816Abstract: An integrated circuit package system is provided including forming a lead frame includes forming a mold gate, providing a first surface, and providing a second surface opposite the first surface; and forming angled gate sides facing each other in the mold gate between the first surface and the second surface.Type: ApplicationFiled: March 30, 2007Publication date: October 2, 2008Inventors: Henry Descalzo Bathan, Jeffrey D. Punzalan, Abelardo Hadap Advincula, Jose Alvin Caparas
-
Patent number: 7429500Abstract: According to the method of manufacturing a semiconductor device, a lead frame is provided wherein the thickness of a tab-side end portion of a silver plating for wire connection formed on each suspending lead 1e is smaller than that of a silver plating formed on each lead. Thereafter, a semiconductor chip is mounted onto a tab. In this case, since the entire surface of the silver plating on the suspending lead 1e is in a crushed state, it is possible to prevent contact of the semiconductor chip with the silver plating when mounting the chip onto the tab. Consequently, in a die bonding process, the semiconductor chip can slide on the tab without contacting the silver plating and thereby making it possible to diminish damage to the semiconductor chip when mounted onto the tab and hence to possibly prevent cracking or chipping of the chip when assembling the semiconductor device.Type: GrantFiled: April 24, 2006Date of Patent: September 30, 2008Assignee: Renesas Technology Corp.Inventors: Kenji Amano, Hajime Hasebe
-
Publication number: 20080217662Abstract: Efficient utilization of space in a laterally-conducting semiconductor device package is enhanced by creating at least one supplemental downbond pad portion of the diepad for receiving the downbond wire from the ground contact of the device. The supplemental diepad portion may occupy area at the end or side of the package formerly occupied by non-integral leads. By receiving the substrate downbond wire, the supplemental diepad portion allows a greater area of the main diepad to be occupied by a die having a larger area, thereby enhancing space efficiency of the package.Type: ApplicationFiled: March 14, 2008Publication date: September 11, 2008Applicant: GEM Services, Inc.Inventors: James Harnden, Allen K. Lam, Richard K. Williams, Anthony Chia, Chu Weibing
-
Patent number: 7420265Abstract: An integrated circuit package system including an integrated circuit die, a leadframe and an integrated circuit support. The integrated circuit support between the integrated circuit die and the leadframe with the electrical interconnects connected to the leadframe.Type: GrantFiled: November 17, 2005Date of Patent: September 2, 2008Assignee: Stats Chippac Ltd.Inventors: Henry D. Bathan, Il Kwon Shim, Jeffrey D. Punzalan, Zigmund Ramirez Camacho
-
Publication number: 20080197460Abstract: A device is disclosed which includes a flexible material including at least one conductive wiring trace, a first die including at least an integrated circuit, the first die being positioned above a portion of the flexible material, and an encapsulant material that covers the first die and at least a portion of the flexible material. A method is disclosed which includes positioning a first die above a portion of a flexible material, the first die including an integrated circuit and the flexible material including at least one conductive wiring trace, and forming an encapsulant material that covers the first die and at least a portion of the flexible material, wherein at least a portion of the flexible material extends beyond the encapsulant material.Type: ApplicationFiled: February 20, 2007Publication date: August 21, 2008Inventors: Choon Kuan Lee, Chong Chin Hui, David J. Corisi
-
Patent number: 7414302Abstract: A lead frame is configured for use with a singulation apparatus that eliminates flash. A die pad is attached to sides of the frame by tie bars and peripheral portions. The peripheral portions have cutout sections defining openings that are bridged by lead frame segments. The apparatus applies a downward force to the lead frame segments and translates the downward force to a horizontal force applied to the tie bars. The singulation process confines movement of the lead frame metal to within the plane of the lead frame.Type: GrantFiled: August 8, 2006Date of Patent: August 19, 2008Assignee: Linear Technology CorporationInventor: David Pruitt
-
Publication number: 20080185695Abstract: A POP device includes a leadframe, a first chip, an encapsulant and a second chip. The leadframe includes a die pad, a plurality of first and second leads. First leads have first top and bottom surfaces. Second leads include top leads, bottom leads and intermediate leads physically connected to top leads and bottom leads. Top leads have second top surfaces. Bottom leads have second bottom surfaces. The top lead and the bottom lead are not coplanar, and the bottom lead and the first lead are coplanar. The first chip is mounted on the die pad and electrically connected to the first top surfaces. The encapsulant seals the first chip and a part of the leadframe, and exposes the first bottom surfaces, the second top surfaces and the second bottom surfaces. The second chip is mounted on the encapsulant and electrically connected to the second top surfaces.Type: ApplicationFiled: February 7, 2007Publication date: August 7, 2008Inventors: Hong Hyoun KIM, Minglu Cui
-
Patent number: 7408242Abstract: This invention is directed to preventing deformation, breakage, and the like of leads in a semiconductor device, reducing the fraction of defects, and making the semiconductor device smaller and thinner. In order to accomplish these objects, in a carrier including a base having a device hole and a plurality of leads for bonding a chip, the leads are provided with thin heat-resistant films.Type: GrantFiled: May 7, 2002Date of Patent: August 5, 2008Assignee: Oki Electric Industry Co., Ltd.Inventors: Syuichi Yamanaka, Tomiichi Shibata
-
Patent number: 7397113Abstract: A semiconductor device includes: a semiconductor element; a die pad with the semiconductor element mounted thereon; a plurality of electrode terminals each having a connecting portion electrically connected with the semiconductor element; and a sealing resin for sealing the semiconductor element, the die pad and the electrode terminals so that a surface of each electrode terminal on an opposite side from a surface having the connecting portion is exposed as an external terminal surface. A recess having a planar shape of a circle is formed on the surface of each electrode terminal with the connecting portion, and the recess is arranged between an end portion of the electrode terminal exposed from an outer edge side face of the sealing resin and the connecting portion. While a function of the configuration for suppressing the peeling between the electrode terminal and the sealing resin can be maintained by mitigating an external force applied to the electrode terminal, the semiconductor device can be downsized.Type: GrantFiled: June 26, 2006Date of Patent: July 8, 2008Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Kenichi Itou, Noboru Takeuchi, Shigetoyo Kawakami, Toshiyuki Fukuda
-
Publication number: 20080157299Abstract: Packaged microelectronic semiconductor devices and methods for their assembly are described. According to preferred embodiments of the invention, chip-on-lead techniques are adapted to provide chip-on-lead packages using cantilevered leads. Exemplary embodiments of the invention include methods using a temporary brace to support the cantilevered leads during chip mounting. Versatile chip package embodiments are disclosed including those in which the chip mounting pad is smaller than the chip(s) mounted thereupon, and further examples wherein the chip mounting pad is dispensed with and a chip is mounted on the cantilevered leads alone.Type: ApplicationFiled: December 28, 2006Publication date: July 3, 2008Inventors: Jeffery Gail Holloway, Anthony L. Coyle