Cap Or Lid Patents (Class 257/704)
-
Patent number: 8324024Abstract: The invention relates to a method for production of packaged electronic, in particular optoelectronic, components in a composite wafer, in which the packaging is carried out by fitting microframe structures of a cover substrate composed of glass, and the composite wafer is broken up along trenches which are produced in the cover substrate, and to packaged electronic components which can be produced using this method, comprising a composite of a mount substrate and a cover substrate, with at least one functional element and at least one bonding element, which makes contact with the functional element, being arranged on the mount substrate, with the cover substrate being a microstructured glass which is arranged on the mount substrate, and forms a cavity above the functional element, and with the bonding elements being located outside the cavity.Type: GrantFiled: April 10, 2006Date of Patent: December 4, 2012Assignee: Schott AGInventors: Juergen Leib, Dietrich Mund
-
Patent number: 8324728Abstract: A semiconductor packaged device, and method of packaging that incorporates the formation of cavities about electronic devices during the packaging process. In one example, the device package includes a first substrate having a first recess formed therein, a second substrate having a second recess formed therein, and an electronic device mounted in the first recess. The first and second substrates are joined together with the first and second recesses substantially overlying one another so as to form a cavity around the electronic device.Type: GrantFiled: June 25, 2008Date of Patent: December 4, 2012Assignee: Skyworks Solutions, Inc.Inventor: Behnam Tabrizi
-
Patent number: 8314486Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a base substrate having a component side; mounting a device over the component side; forming a shield connector on the component side adjacent the device; forming a package interconnect on the component side outside a region having the shield connector and the device; applying an encapsulant around the package interconnect, the shield connector, and the device; and mounting a shield structure on the encapsulant, the shield connector, and the device, with the package interconnect partially exposed.Type: GrantFiled: February 23, 2010Date of Patent: November 20, 2012Assignee: STATS ChipPAC Ltd.Inventors: HeeJo Chi, NamJu Cho, HyungSang Park
-
Patent number: 8310036Abstract: A microelectronic unit is provided in which front and rear surfaces of a semiconductor element may define a thin region which has a first thickness and a thicker region having a thickness at least about twice the first thickness. A semiconductor device may be present at the front surface, with a plurality of first conductive contacts at the front surface connected to the device. A plurality of conductive vias may extend from the rear surface through the thin region of the semiconductor element to the first conductive contacts. A plurality of second conductive contacts can be exposed at an exterior of the semiconductor element. A plurality of conductive traces may connect the second conductive contacts to the conductive vias.Type: GrantFiled: May 21, 2010Date of Patent: November 13, 2012Assignee: DigitalOptics Corporation Europe LimitedInventors: Belgacem Haba, Kenneth Allen Honer, David B. Tuckerman, Vage Oganesian
-
Patent number: 8304891Abstract: A semiconductor package device, a semiconductor package structure, and fabrication methods thereof are provided, which mainly includes disposing a plurality of semiconductor chips on a wafer formed with TSVs (Through Silicon Vias) and electrically connecting the semiconductor chips to the TSVs; encapsulating the semiconductor chips with an encapsulant; and disposing a hard component on the encapsulant. The hard component ensures flatness of the wafer during a solder bump process and provides support to the wafer during a singulation process such that the wafer can firmly lie on a singulation carrier, thereby overcoming the drawbacks of the prior art, namely difficulty in mounting of solder bumps, and difficulty in cutting of the wafer.Type: GrantFiled: December 4, 2008Date of Patent: November 6, 2012Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Cheng-Chia Chiang, Chin-Huang Chang, Chien-Ping Huang, Chih-Ming Huang, Jung-Pin Huang
-
Patent number: 8288851Abstract: A system for hermetically sealing devices includes a substrate, which includes a plurality of individual chips. Each of the chips includes a plurality of devices and each of the chips are arranged in a spatial manner as a first array. The system also includes a transparent member of a predetermined thickness, which includes a plurality of recessed regions arranged in a spatial manner as a second array and each of the recessed regions are bordered by a standoff region. The substrate and the transparent member are aligned in a manner to couple each of the plurality of recessed regions to a respective one of said plurality of chips. Each of the chips within one of the respective recessed regions is hermetically sealed by contacting the standoff region of the transparent member to the plurality of first street regions and second street regions using at least a bonding process to isolate each of the chips within one of the recessed regions.Type: GrantFiled: April 13, 2011Date of Patent: October 16, 2012Assignee: Miradia Inc.Inventors: Xiao Yang, Dongmin Chen
-
Patent number: 8288857Abstract: A tamper-resistant microchip package contains fluid- or nanofluid-filled capsules, channels, or reservoirs, wherein the fluids, either alone or in combination, can destroy circuitry by etching, sintering, or thermally destructing when reverse engineering of the device is attempted. The fluids are released when the fluid-filled cavities are cut away for detailed inspection of the microchip. Nanofluids may be used for the sintering process, and also to increase the thermal conductivity of the fluid for die thermal management. Through-vias and micro vias may be incorporated into the design to increase circuitry destruction efficacy by improving fluid/chip contact. Thermal interface materials may also be utilized to facilitate chip cooling.Type: GrantFiled: September 17, 2010Date of Patent: October 16, 2012Assignee: Endicott Interconnect Technologies, Inc.Inventors: Rabindra N. Das, Voya R. Markovich, James J. McNamara, Jr., Mark D. Poliks
-
Patent number: 8288861Abstract: An encapsulation for an organic electronic component, characterized in that the component, encapsulated in a dimensionally stable capsule, is at least partially covered with a protective film.Type: GrantFiled: April 13, 2005Date of Patent: October 16, 2012Assignee: Osram Opto Semiconductors GmbHInventors: Dirk Buchhauser, Debora Henseler, Karsten Heuser, Arvid Hunze, Ralph Paetzold, Wiebke Sarfert, Carsten Tschamber
-
Patent number: 8288860Abstract: An integrated circuit package system includes: providing a base package of an elongated rectangular-box shape containing first electrical circuitry and including: forming a rectangular contact strip on and adjacent to a first end of the base package; and forming a base contact pad on and adjacent to a second end of the base package for connection to an electrical interconnect.Type: GrantFiled: September 9, 2008Date of Patent: October 16, 2012Assignee: Stats Chippac Ltd.Inventors: Chee Keong Chin, Yu Feng Feng, Wen Bin Qu
-
Publication number: 20120256308Abstract: A method for sealing a cavity is disclosed. The method includes depositing a membrane layer on top of a sacrificial layer, etching release holes into the membrane layer, and removing at least a portion of the sacrificial layer through the release holes to form a cavity. Prior to removing the sacrificial layer portion, the method includes producing a narrowing layer on the side walls of the release holes. The narrowing layer can be a sealing layer that seals off the release holes after a reflow step. Alternatively, the narrowing layer can be a layer that does not have a sealing function and is used to narrow the holes, allowing the holes to be sealed without a sealing or other material entering the cavity. The narrowing layer may be deposited by conformal deposition followed by an anisotropic etch or by direct deposition on the side walls of the release holes.Type: ApplicationFiled: April 11, 2012Publication date: October 11, 2012Applicant: IMECInventor: Philippe Helin
-
Publication number: 20120248553Abstract: A sensor device and a manufacturing method thereof are provided in which no resin seal is used when a sensor is packaged, a change in connection relation according to a change in specifications of the control IC and others is facilitated when a control IC is packaged together with the sensor and high reliability is kept. The sensor device of the present invention includes a substrate containing an organic material and being formed a wiring, a sensor arranged on the substrate and electrically connected to the wiring, and a package cap arranged on the substrate and containing an organic material and covering the sensor, and the inside of the package cap is hollow.Type: ApplicationFiled: May 18, 2012Publication date: October 4, 2012Applicant: DAI NIPPON PRINTING CO., LTD.Inventor: Takamasa TAKANO
-
Patent number: 8278154Abstract: A semiconductor device package includes a semiconductor chip including a conductive pad, a die pad on which the semiconductor chip is mounted and having a first thickness, a lead pattern including a first portion disposed adjacent to the edge of the die pad and having the first thickness and a second portion having a second thickness greater than the first thickness, a heat radiation member disposed on the die pad and the lead pattern and including a groove formed at its bottom surface, and a conductive line disposed to electrically connect the conductive pad to the lead pattern corresponding to the conductive pad and partially inserted into the groove.Type: GrantFiled: October 21, 2011Date of Patent: October 2, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Han-Shin Youn, Young-Shin Kwon
-
Patent number: 8278567Abstract: In a structure where an electronic component is mounted on a glass base material, an external electrode is provided on an opposite side to the component mounted on the base, and a through electrode and the base are welded to each other at a temperature equal to or higher than a glass softening point, electrical conduction is ensured between the electronic component and the external electrode. An electronic device includes a base, a through electrode which pass through the base and has a metal film formed on both end surfaces after an insulating material on the surface is removed by polishing, an electronic component which is provided on one surface of the through electrode through a connection portion, an external electrode which is provided on an opposite side to a side of the base on which the electronic component is provided, and a cap which protects the electronic component on the base.Type: GrantFiled: June 21, 2010Date of Patent: October 2, 2012Assignee: Seiko Instruments Inc.Inventors: Takahiko Nakamura, Keiji Sato, Hitoshi Takeuchi, Daisuke Terada, Kiyoshi Aratake, Masashi Numata
-
Publication number: 20120241938Abstract: An organic packaging carrier is provided. The organic packaging carrier includes an organic substrate, a conductive circuit layer, and a sealing metal layer. The organic substrate has a first surface. The conductive circuit layer is located on the first surface and includes at least a conductive layer and a sealing ring. The sealing ring is a closed ring. The sealing metal layer is located on the sealing ring, wherein a meterial of the sealing metal layer includes AgSn and is lead-free.Type: ApplicationFiled: June 7, 2012Publication date: September 27, 2012Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Lung-Tai Chen, Tzong-Che Ho, Li-Chi Pan, Yu-Wen Fan
-
Integrated circuit package system for electromagnetic isolation and method for manufacturing thereof
Patent number: 8269320Abstract: A method for manufacturing an integrated circuit package system includes: providing a lead frame; forming an integrated circuit package including the lead frame; providing a selectively exposed area on the lead frame; and coating a conductive shielding layer on the integrated circuit package for coupling the selectively exposed area.Type: GrantFiled: February 16, 2011Date of Patent: September 18, 2012Assignee: STATS ChipPAC Ltd.Inventors: Rui Huang, Byung Tai Do, Seng Guan Chow, Heap Hoe Kuan -
Patent number: 8268670Abstract: A method for protecting a semiconductor device is disclosed that can improve reliability of a performance test for the semiconductor device and prevent damage to the semiconductor device during transportation or packaging for shipment. An IC cover is attached to the semiconductor device, which has height unevenness because it includes semiconductor chips and electric parts having different heights. The IC cover includes projecting portions and a base portion. After being attached to the semiconductor device, the projecting portions stand in a free area in the semiconductor device, and the base portion is supported by the projections to be separated from the semiconductor chips and electric parts in the semiconductor device. The IC cover is detachably attached to the semiconductor device.Type: GrantFiled: September 22, 2011Date of Patent: September 18, 2012Assignee: Fujitsu Semiconductor LimitedInventors: Kazuhiro Tashiro, Keisuke Fukuda, Naohito Kohashi, Shigeyuki Maruyama
-
Patent number: 8269340Abstract: A heat spreader or lid for a microelectronic package, in which the heat spreader has an underside surface that includes at least one curvilinear contour, in which the curvilinear contour is selected from at least one positive or protruding curvilinear feature, at least one negative or recessed curvilinear feature, and a combination thereof. A microelectronic package that includes the heat spreader/lid, in which there is improved heat dissipation or reduced mechanical stress in an interface between the heat spreader/lid and a circuit chip.Type: GrantFiled: September 19, 2007Date of Patent: September 18, 2012Assignee: International Business Machines CorporationInventors: Michael A. Gaynes, Maurice McGlashan-Powell, Soojae Park, Edward Yarmchuk
-
Patent number: 8264059Abstract: A semiconductor device includes a multi-layer substrate. A ground shield is disposed between layers of the substrate and electrically connected to a ground point. A plurality of semiconductor die is mounted to the substrate over the ground shield. The ground shield extends beyond a footprint of the plurality of semiconductor die. An encapsulant is formed over the plurality of semiconductor die and substrate. Dicing channels are formed in the encapsulant, between the plurality of semiconductor die, and over the ground shield. A plurality of metal-filled holes is formed along the dicing channels, and extends into the substrate and through the ground shield. A top shield is formed over the plurality of semiconductor die and electrically and mechanically connects to the ground shield through the metal-filled holes. The top and ground shields are configured to block electromagnetic interference generated with respect to an integrated passive device disposed in the semiconductor die.Type: GrantFiled: February 2, 2011Date of Patent: September 11, 2012Assignee: STATS ChipPAC, Ltd.Inventors: OhHan Kim, SunMi Kim, KyungHoon Lee
-
Patent number: 8264848Abstract: An electrical assembly having controlled impedance signal traces and a portable electronic device comprising an electrical assembly having controlled impedance signal traces are provided. In accordance with one embodiment, there is provided an electrical assembly, comprising: a chassis for mounting electronic components, the chassis being made from a conductive material and forming a first ground plane; a first dielectric layer overlaying the chassis; a first signal trace overlaying the first dielectric layer; and a second dielectric layer overlaying the first signal trace.Type: GrantFiled: October 30, 2009Date of Patent: September 11, 2012Assignee: Research In Motion LimitedInventors: Eric Gary Malo, Cameron Russell Steeves, Hassan Daniel Hosseinpor
-
Patent number: 8258013Abstract: An integrated circuit package assembly includes a substrate, a semiconductor die having opposing first and second surfaces, and a head-spreader. The semiconductor die is mounted on the substrate with the first surface facing the substrate. The heat-spreader includes a central region thermally coupled to the second surface of the semiconductor die, a flange region mounted on the substrate, and a side wall region between the central and flange regions. A cavity is formed between the heat-spreader, the substrate, and the semiconductor die. The heat-spreader has at least one vent extending from the cavity through the heat-spreader.Type: GrantFiled: February 12, 2010Date of Patent: September 4, 2012Assignee: Xilinx, Inc.Inventors: Kumar Nagarajan, S. Gabriel R. Dosdos, Dong W. Kim, Kong W. Lee
-
Patent number: 8253240Abstract: A cap member capable of alleviating degradation of reliability and improving fabrication yields is provided. The cap member has a cylindrical side wall portion, a top face portion closing one end of the side wall portion and having a light exit hole formed therein to allow extraction of laser light from a semiconductor laser chip; a light transmission window fitted to the top face portion to stop the light exit hole, and a flange portion arranged at the other end of the side wall portion and welded on the upper face of a stem on which the semiconductor laser chip is mounted. A groove portion is formed in an inner surface of the top face portion, and this groove portion makes part of the top face portion in a predetermined region less thick than the other part thereof.Type: GrantFiled: November 24, 2008Date of Patent: August 28, 2012Assignee: Sharp Kabushiki KaishaInventors: Masaya Ishida, Daisuke Hanaoka, Takeshi Horiguchi
-
Patent number: 8253042Abstract: An arrangement of an electronic component in a plastic housing, including a cover and a lower part, and to a method for fixing the electronic component in the housing. The cover is connected to the lower part and exerts a pre-defined force (F) on the electronic component. The cover is designed such that the influence of the height tolerance (dh) of the electronic component on the force (F) can be compensated to the effect that, once the cover has been mounted, the force (F) applied to the lower part is in a pre-defined force range (B).Type: GrantFiled: February 23, 2008Date of Patent: August 28, 2012Assignee: Conti Temic microelectronic GmbHInventors: Uwe Trenner, Matthias Wieczorek, Jürgen Henniger, Helmut Karrer, Alexander Wenk, Roland Falkner, Joachim Buhl
-
Patent number: 8247889Abstract: The present invention relates to a package having an inner shield and a method for making the same. The package includes a substrate, a plurality of electrical elements, a molding compound, an inner shield and a conformal shield. The electrical elements are disposed on the substrate. The molding compound is disposed on a surface of the substrate, encapsulates the electrical elements, and includes at least one groove. The groove penetrates a top surface and a bottom surface of the molding compound and is disposed between the electrical elements, and there is a gap between a short side of the groove and a side surface of the molding compound. The inner shield is disposed in the groove and electrically connected to the substrate. The conformal shield covers the molding compound and a side surface of the substrate, and electrically connects the substrate and the inner shield.Type: GrantFiled: August 13, 2010Date of Patent: August 21, 2012Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Kuo-Hsien Liao, Jian-Cheng Chen
-
Patent number: 8238107Abstract: A cap for a MEMS package includes a main body having a bottom surface, a top surface, a plurality of accommodations recessed from the bottom surface towards the top surface, and a plurality of slots recessed from the top surface towards the bottom surface in a way that the top surface is defined into a plurality of regions corresponding to the accommodations respectively. After completion of the MEMS package, the package can be cut along the slots into a plurality of MEMS package units, such that the cutting work can be done quickly and the cutting burrs can be minimized.Type: GrantFiled: February 26, 2010Date of Patent: August 7, 2012Assignee: Lingsen Precision Industries, LtdInventors: Jen-Chuan Yeh, Kuo-Ting Lee
-
Patent number: 8237256Abstract: A device substrate has a device major surface, a semiconductor element on the device major surface, and electrically conductive device connectors extending across the device major surface. An interconnection substrate has an interconnection substrate having an interconnection major surface, the interconnection substrate defining at least one sealing recess recessed from the interconnection major surface, the sealing recess being surrounded by a sealing ring. The device substrate is mounted on the interconnection substrate with the interconnection major surface facing the device major surface, the sealing ring around the semiconductor element and with the device major surface sealed against the sealing ring so that the recess forms a sealed cavity containing the semiconductor element. Electrical interconnects extend across the interconnection major surface. Interconnection bumps are provided outside the sealing ring to electrically connect the device to the interconnect substrate.Type: GrantFiled: February 8, 2010Date of Patent: August 7, 2012Assignee: IpdiaInventors: Fabrice Verjus, Jean-Marc Yan-Nou, David Chevrie, Francois LeCornec, Nicolaas J. A. Van Veen
-
Patent number: 8232635Abstract: A hermetically sealed semiconductor package that includes a power semiconductor die having electrodes thereof electrically connected to the external surface mountable terminals of the package without the use of wirebonds.Type: GrantFiled: August 24, 2005Date of Patent: July 31, 2012Assignee: International Rectifier CorporationInventor: Weidong Zhuang
-
Patent number: 8232615Abstract: A device includes: a lead frame having an aperture in a central portion thereof; at least one acoustic transducer mounted on the lead frame above the aperture and configured to convert between acoustic energy and an electrical signal with low signal losses; a housing connected to the lead frame and including a base portion on a same side of the lead frame as the acoustic transducer; an amplifier is provided on a base portion of the housing in close proximity to the acoustic transducer; and a lid configured together with the base portion of the housing to define a cavity, wherein the acoustic transducer and the amplifier are closely positioned within the MEMS device cavity.Type: GrantFiled: February 23, 2010Date of Patent: July 31, 2012Assignee: Avago Technologies Wireless IP (Singapore) Pte. Ltd.Inventors: Timothy Leclair, Steve Martin, Bruce Beaudry
-
THREE-DIMENSIONALLY INTEGRATED SEMICONDUCTOR DEVICE AND ELECTRONIC DEVICE INCORPORATION BY REFERENCE
Publication number: 20120181683Abstract: A three-dimensionally integrated semiconductor device includes a flexible circuit substrate which has a lower portion, an upper portion, and at least one side portion, a support body which supports the upper portion of the flexible circuit substrate, and at least two devices mounted on the flexible circuit substrate and wherein at least one of the devices is mounted on an upper surface of the lower portion of the flexible circuit substrate, at least one of the other devices is mounted on a lower surface of the upper portion of the flexible circuit substrate, and a gap is provided between the device mounted on the upper surface of the lower portion of the flexible circuit substrate and the device mounted on the lower surface of the upper portion of the flexible circuit substrate.Type: ApplicationFiled: January 17, 2012Publication date: July 19, 2012Inventors: TAKAO YAMAZAKI, Shizuaki Masuda -
Patent number: 8222730Abstract: A semiconductor package is described. The semiconductor package includes a substrate and an integrated heat spreader disposed above and coupled with the substrate. A cavity is disposed between the substrate and the integrated heat spreader. A semiconductor die is disposed above the substrate and in the cavity. An array of first-level solder joints is disposed between the substrate and the semiconductor die. A layer of magnetic particle-based composite material is also disposed in the cavity.Type: GrantFiled: January 31, 2011Date of Patent: July 17, 2012Assignee: Intel CorporationInventor: Rajasekaran Swaminathan
-
Patent number: 8222811Abstract: The invention relates to an electroluminescent display, illumination or indicating device and to its fabrication process. This device (1) comprises a substrate (2) coated with an electroluminescent unit (3) having two electrodes, namely an internal electrode (5) and an external electrode (6), between which a light-emitting structure (4) is placed, at least one of said electrodes being transparent to the emitted light, a protective plate (7) being assembled on the unit by means of an adhesive (7a).Type: GrantFiled: June 26, 2009Date of Patent: July 17, 2012Assignee: Commissariat a l'Energie Atomique et aux Energies AlternativesInventors: David Vaufrey, Tony Maindron
-
Patent number: 8216887Abstract: Various semiconductor chip packages and methods of assembling and making the same are disclosed. In one aspect, a method of manufacturing is provided that includes coupling a stiffener frame to a first side of a substrate. The stiffener frame has a central opening to accommodate a semiconductor chip and an outer edge surface. A semiconductor chip is coupled to the first side in the opening. A lid is coupled to the stiffener frame with an adhesive. The lid has a first edge surface set back from the outer edge surface of the stiffener frame. The adhesive is set back from the outer edge surface of the stiffener frame.Type: GrantFiled: May 4, 2009Date of Patent: July 10, 2012Assignee: Advanced Micro Devices, Inc.Inventors: Stephen F. Heng, Sanjay Dandia, Chia-Ken Leong
-
Patent number: 8217473Abstract: A micro electro-mechanical system (MEMS) device includes an electrical wafer, a mechanical wafer, a plasma treated oxide seal bonding the electrical wafer to the mechanical wafer, and an electrical interconnect between the electrical wafer and the mechanical wafer.Type: GrantFiled: July 29, 2005Date of Patent: July 10, 2012Assignee: Hewlett-Packard Development Company, L.P.Inventors: Chien-Hua Chen, John Bamber, Henry Kang
-
Patent number: 8212344Abstract: One aspect of the invention relates to a semiconductor component with cavity structure and a method for producing the same. The semiconductor component has an active semiconductor chip with the microelectromechanical structure and a wiring structure on its top side. The microelectromechanical structure is surrounded by walls of at least one cavity. A covering, which covers the cavity, is arranged on the walls. The walls have a photolithographically patterned polymer. The covering has a layer with a polymer of identical type. In one case, the molecular chains of the polymer of the walls are crosslinked with the molecular chains of the polymer layer of the covering layer to form a dimensionally stable cavity housing.Type: GrantFiled: September 27, 2010Date of Patent: July 3, 2012Assignee: Infineon Technologies AGInventors: Gottfried Beer, Horst Theuss
-
Patent number: 8212351Abstract: According to an embodiment disclosed herein, a microelectronic device to be encapsulated is built on, or alternatively in, a substrate. The device is then coated with a sacrificial layer. A lid layer is deposited over the sacrificial layer, and then appropriately perforated to optimize the removal of the sacrificial layer. The sacrificial layer is then removed using one of several etching or other processes. The perforations in the lid layer are then sealed using a viscous sealing material, thereby fixing the environment that encapsulates the device. The sealing material is then cured or hardened. An optional moisture barrier may be deposited over the cured sealing layer to provide further protection for the encapsulation if needed.Type: GrantFiled: October 2, 2006Date of Patent: July 3, 2012Assignee: Newport Fab, LLCInventors: Michael J Debar, David J Howard, Daniel M. So
-
Publication number: 20120161309Abstract: A semiconductor package includes a base portion including a first member and a second member which are joined to each other; a semiconductor element mounted on the first member; a terminal mounted on the second member; and a wire electrically connecting the semiconductor element to the terminal. Heat resistance of the first member is lower than heat resistance of the second member, and linear thermal expansion coefficient of the second member is smaller than linear thermal expansion coefficient of the first member.Type: ApplicationFiled: July 11, 2011Publication date: June 28, 2012Applicant: MITSUBISHI ELECTRIC CORPORATIONInventor: Hiromitsu UTSUMI
-
Patent number: 8202765Abstract: A system and method system for achieving mechanical and thermal stability in a multi-chip package. The system utilizes a lid and multiple thermal interface materials. The method includes utilizing a lid on a multi-chip package and utilizing multiple thermal interface materials on the multi-chip package.Type: GrantFiled: January 22, 2009Date of Patent: June 19, 2012Assignee: International Business Machines CorporationInventors: Jon A. Casey, John S. Corbin, Jr., David Danovitch, Isabelle Depatie, Virendra R. Jadhav, Roger A. Liptak, Kenneth C. Marston, Jennifer V. Muncy, Sylvain Ouimet, Eric Salvas
-
Patent number: 8198712Abstract: A sealed semiconductor power module that may include a rectifier, such as a silicon controlled rectifier (SCR), is provided. The module includes an AlN substrate having a bottom surface positioned on a metallic base plate and a top surface that includes a first pad and a second pad, the substrate including a copper body on both of the two major surfaces. The module also includes a first die and a second die positioned on top of the first and second pads, respectively, the first die and the second die each including a main contact area on a top surface thereof, the first die including an isolated gate area on the top surface to which is coupled a gate terminal; and first and second power terminals in direct wirebondless electrical connection via molybdenum tabs with the main contact areas of the die.Type: GrantFiled: June 7, 2007Date of Patent: June 12, 2012Assignee: International Rectifier CorporationInventors: Weidong Zhuang, Weiping Hu
-
Patent number: 8193633Abstract: Provided is a heat conductive sheet obtained by dispersing an inorganic filler in a thermosetting resin, in which the inorganic filler contains secondary aggregation particles formed by isotropically aggregating scaly boron nitride primary particles having an average length of 15 ?m or less, and the inorganic filler contains more than 20 vol % of the secondary aggregation particles each having a particle diameter of 50 ?m or more. The heat conductive sheet is advantageous in terms of productivity and cost and excellent in heat conductivity and electrical insulating properties.Type: GrantFiled: September 12, 2008Date of Patent: June 5, 2012Assignee: Mitsubishi Electric CorporationInventors: Kenji Mimura, Hideki Takigawa, Hiroki Shiota, Kazuhiro Tada, Takashi Nishimura, Hiromi Ito, Seiki Hiramatsu, Atsuko Fujino, Kei Yamamoto, Motoki Masaki
-
Patent number: 8193631Abstract: A first interconnection is formed along a groove of a substrate and on a bottom surface of the groove, and has a first thickness. A second interconnection is electrically connected to the first interconnection and has a second thickness larger than the first thickness. An acceleration sensing unit is electrically connected to the second interconnection. A sealing unit has a portion opposed to the substrate with the first interconnection therebetween, and surrounds the second interconnection and the acceleration sensing unit on the substrate. A cap is arranged on the sealing unit to form a cavity on a region of the substrate surrounded by the sealing unit. Thereby, airtightness of the cavity can be ensured and also an electric resistance of the interconnection connected to the acceleration sensing unit can be reduced.Type: GrantFiled: June 30, 2008Date of Patent: June 5, 2012Assignee: Mitsubishi Electric CorporationInventors: Kimitoshi Sato, Mika Okumura, Yasuo Yamaguchi, Makio Horikawa
-
Patent number: 8183088Abstract: Semiconductor die packages are disclosed. An exemplary semiconductor die package includes a premolded substrate. The premolded substrate can have a semiconductor die attached to it, and an encapsulating material may be disposed over the semiconductor die.Type: GrantFiled: June 25, 2010Date of Patent: May 22, 2012Assignee: Fairchild Semiconductor CorporationInventors: Oseob Jeon, Yoonhwa Choi, Boon Huan Gooi, Maria Cristina B. Estacio, Rajeev Joshi, Chung-Lin Wu, Venkat Iyer, Byoung-Ok Lee
-
Publication number: 20120119349Abstract: An insulation sheet made from silicon nitride comprising: a sheet-shaped silicon-nitride substrate which contains ?-silicon-nitride crystal grains as a main phase; and a surface layer which is formed on one face or both front and back faces of surfaces of the silicon-nitride substrate and is formed from a resin or a metal which includes at least one element selected from among In, Sn, Al, Ag, Au, Cu, Ni, Pb, Pd, Sr, Ce, Fe, Nb, Ta, V and Ti. A semiconductor module structure using the insulation sheet made from silicon nitride.Type: ApplicationFiled: July 15, 2010Publication date: May 17, 2012Applicants: TOSHIBA MATERIALS CO., LTD., KABUSHIKI KAISHA TOSHIBAInventor: Takayuki Naba
-
Patent number: 8174113Abstract: Methods and associated structures of forming an indium containing solder material directly on an active region of a copper IHS is enabled. A copper indium containing solder intermetallic is formed on the active region of the IHS. The solder intermetallic improves the solder-TIM integration process for microelectronic packaging applications.Type: GrantFiled: September 17, 2008Date of Patent: May 8, 2012Assignee: Intel CorporationInventors: Abhishek Gupta, Mike Boyd, Carl Deppisch, Jinlin Wang, Daewoong Suh, Brad Drew
-
Patent number: 8174112Abstract: An integrated circuit device includes an integrated circuit formed in a semiconductor die and an integrated circuit package containing the semiconductor die. The integrated circuit package includes a thermal interface material substantially between the semiconductor die and a heat spreader of the integrated circuit device for conducting heat from the semiconductor die to the heat spreader. The thermal interface material includes diamond particles and has a thickness selected to reduce capacitance between the semiconductor die and the heat spreader over that of a conventional integrated circuit device without reducing the rate of thermal conduction from the semiconductor die to the heat spreader. As a result, the integrated circuit device has improved electrostatic discharge immunity.Type: GrantFiled: August 20, 2009Date of Patent: May 8, 2012Assignee: Xilinx, Inc.Inventors: James Karp, Vassili Kireev
-
Patent number: 8173912Abstract: A housing for retaining an electronic component, including a lid and a lower part made of synthetic material, wherein the lid is joined in a force-fit manner to the lower part by clamping geometry, and in order to affix the electronic component in position, the lid applies a specified force (F) to the electronic component after being joined to the lower part due to its design. Here, the lid is designed in such a manner that the force (F) applied lies within a specified force range (B), and that the clamping geometry comprises a groove on the lower part and a ridge on the lid which grips into the groove, wherein a clamp web on the lower part or on the lid is arranged in such a manner that the lid is removably clamped to the lower part after being joined to the lower part with a force (F) which acts parallel to the clamping force (KF).Type: GrantFiled: March 19, 2008Date of Patent: May 8, 2012Assignee: Conti Temic Microelectronic GmbHInventors: Turhan Büyükbas, Jürgen Rietsch, Helmut Karrer, Jürgen Henniger, Matthias Gramann, Matthias Wieczorek, Klaus Scharrer, Peter Guth, Dirk Trodler
-
Patent number: 8164179Abstract: A chip scale package (CSP) device includes a CSP having a semiconductor die electrically coupled to a plurality of solder balls. A can having an inside top surface and one or more side walls defines a chamber. The CSP is housed in the chamber and is attached to the inside top surface of the can. A printed circuit board is attached to the solder balls and to the one or more side walls to provide support to the CSP and to the can. The CSP may be a Wafer-Level CSP. The can may be built from a metallic substance or from a non-metallic substance. The can provides stress relief to the CSP during a drop test and during a thermal cycle test.Type: GrantFiled: December 16, 2008Date of Patent: April 24, 2012Assignee: STMicroelectronics Asia Pacific PTE Ltd-SingaporeInventors: Kim-Yong Goh, Jing-En Luan
-
Patent number: 8164181Abstract: A semiconductor device packaging structure is disclosed that can improve reliability of a performance test for the semiconductor device and prevent damage to the semiconductor device during transportation or packaging for shipment. An IC cover is attached to the semiconductor device, which has height unevenness because it includes semiconductor chips and electric parts having different heights. The IC cover includes projecting portions and a base portion. After being attached to the semiconductor device, the projecting portions stand in a free area in the semiconductor device, and the base portion is supported by the projections to be separated from the semiconductor chips and electric parts in the semiconductor device. The IC cover is detachably attached to the semiconductor device.Type: GrantFiled: August 31, 2010Date of Patent: April 24, 2012Assignee: Fujitsu Semiconductor LimitedInventors: Kazuhiro Tashiro, Keisuke Fukuda, Naohito Kohashi, Shigeyuki Maruyama
-
Patent number: 8164180Abstract: A functional element package includes a silicon substrate with a functional element having one of a mobile portion and a sensor thereon; a seal member being bonded with the silicon substrate to form an airtightly sealed space therein, and including a step portion in its height direction; a first wiring portion being connected with the functional element and extending from the airtightly sealed space to an outside thereof; a second wiring portion being different from the first wiring portion and extending from the step portion to an upper surface of the seal member; and a bump on the second wiring portion, in which the first wiring portion is bent towards the airtightly sealed space and connected via a photoconductive member with the second wiring portion on the step portion.Type: GrantFiled: March 17, 2008Date of Patent: April 24, 2012Assignees: Ricoh Company, Ltd., Fraunhofer-Gesellschaft zur Foerderung der Angewandten Forschung E.V.Inventors: Yukito Sato, Joerg Froemel
-
Patent number: 8154119Abstract: The present invention is an apparatus for integrating multiple devices. The apparatus includes a substrate having a first via and a second via, a semiconductor chip positioned on a top portion of the substrate and positioned between the first via and the second via, first and second bumps positioned on the semiconductor chip, and an interposer wafer having a first interposer spring assembly and a second interposer spring assembly, the first interposer spring assembly having a first interposer spring and a first electrical connection attached to the first interposer spring, and the second interposer spring assembly having a second interposer spring and a second electrical connection attached to the second interposer spring.Type: GrantFiled: March 31, 2010Date of Patent: April 10, 2012Assignee: Toyota Motor Engineering & Manufacturing North America, Inc.Inventors: Sang Won Yoon, Koji Shiozaki
-
Patent number: 8154115Abstract: A package structure having an MEMS element includes: a chip having at least an MEMS element and a plurality of first conductive pads; a lid disposed on the chip to cover the MEMS element and having a plurality of second conductive pads formed thereon; a plurality of bonding wires electrically connecting the first and second conductive pads; a plurality of first bumps disposed on the second conductive pads, respectively; an encapsulant formed on the chip to encapsulate the lid, the bonding wires, the first and second conductive pads and the first bumps while exposing the top surfaces of the first bumps; and a plurality of circuits formed on the encapsulant and electrically connecting to the exposed first bumps, thereby avoiding the conventional drawback of electrical connection failure caused by position deviation of bonding wires due to mold flow of the encapsulant.Type: GrantFiled: February 10, 2011Date of Patent: April 10, 2012Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Chang-Yueh Chan, Chien-Ping Huang, Chun-Chi Ke, Shih-Kuang Chiu
-
Publication number: 20120080784Abstract: A multi-chip electronic package and methods of manufacture are provided. The multi-chip package includes a plurality of chips mounted on a chip carrier. The multi-chip package further includes a lid mounted on the chip carrier using a bonding material or compression seal, and at least one single piston extending from the lid. Each piston covers an entirety of multiple chips of the plurality of chips.Type: ApplicationFiled: October 5, 2010Publication date: April 5, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: SURESH D. KADAKIA, Kamal K. Sikka, Hilton T. Toy, Jeffrey A. Zitz