For Compound Semiconductor Material Patents (Class 257/744)
-
Patent number: 7910944Abstract: Side-mountable semiconductor light emitting device packages include an electrically insulating substrate having a front face and a back face and a side face extending therebetween. The side face is configured for mounting on an underlying surface. An electrically conductive contact is provided proximate an edge of the substrate on the back face of the substrate and/or on a recessed region on the side face of the substrate. The contact is positioned to be positioned proximate an electrical connection region of the underlying surface when the semiconductor light emitting device package is side mounted on the underlying surface. A conductive trace extends along the front face of the substrate and is electrically connected to the contact. A semiconductor light emitting device is mounted on the front face of the substrate and electrically connected to the conductive trace.Type: GrantFiled: May 4, 2007Date of Patent: March 22, 2011Assignee: Cree, Inc.Inventor: Ban P. Loh
-
Patent number: 7910945Abstract: A light emitting diode structure is disclosed that includes a light emitting active portion formed of epitaxial layers and carrier substrate supporting the active portion. A bonding metal system that predominates in nickel and tin joins the active portion to the carrier substrate. At least one titanium adhesion layer is between the active portion and the carrier substrate and a platinum barrier layer is between the nickel-tin bonding system and the titanium adhesion layer. The platinum layer has a thickness sufficient to substantially prevent tin in the nickel tin bonding system from migrating into or through the titanium adhesion layer.Type: GrantFiled: August 23, 2007Date of Patent: March 22, 2011Assignee: Cree, Inc.Inventors: Matthew Donofrio, David B. Slater, Jr., John A. Edmond, Hua-Shuang Kong
-
Patent number: 7889514Abstract: A semiconductor device comprising a flat wiring board, a first LSI disposed on one surface of the wiring board, a sealing resin for covering the one surface and a side face of the first semiconductor element, and a second LSI disposed on another surface of the wiring board. The wiring board has conductive wiring as a wiring layer, an insulation resin as a support layer for the wiring layer, and a conductive through-hole that passes through the wiring layer and the support layer. Connection points between lands disposed in positions in which the external peripheral edges of the semiconductor elements transverse the interior of the lands as viewed vertically from above, which lands are selected from land portions on which the external connection terminals are formed, and the wiring board formed in the same plane as the lands, are unevenly distributed toward one side of the wiring board.Type: GrantFiled: October 10, 2006Date of Patent: February 15, 2011Assignees: NEC Corporation, Renesas Electronics CorporationInventors: Shintaro Yamamichi, Katsumi Kikuchi, Yoichiro Kurita, Koji Soejima
-
Patent number: 7875545Abstract: A method of producing an ohmic contact and a resulting ohmic contact structure are disclosed. The method includes the steps of forming a deposited film of nickel and silicon on a silicon carbide surface at a temperature below which either element will react with silicon carbide and in respective proportions so that the atomic fraction of silicon in the deposited film is greater than the atomic fraction of nickel, and heating the deposited film of nickel and silicon to a temperature at which nickel-silicon compounds will form with an atomic fraction of silicon greater than the atomic fraction of nickel but below the temperature at which either element will react with silicon carbide. The method can further include the step of annealing the nickel-silicon compound to a temperature higher than the heating temperature for the deposited film, and within a region of the phase diagram at which free carbon does not exist.Type: GrantFiled: January 28, 2008Date of Patent: January 25, 2011Assignee: Cree, Inc.Inventors: Allan Ward, III, Jason Patrick Henning, Helmut Hagleitner, Keith Dennis Wieber
-
Publication number: 20110001241Abstract: A semiconductor device includes a semiconductor substrate formed from compound semiconductor material and multiple conductive connecting pads. The connecting pads are symmetrically arranged on a first surface of the semiconductor substrate in an interweaving pattern. Each cleavage plane extending across the first surface of the semiconductor substrate intersects a portion of at least one connecting pad of the plurality of connecting pads.Type: ApplicationFiled: July 2, 2009Publication date: January 6, 2011Applicant: Avago Technologies Wireless IP (Singapore) Pte. Ltd.Inventor: Michael FRANK
-
Patent number: 7800105Abstract: To provide a Ga2O3 compound semiconductor device in which a Ga2O3 system compound is used as a semiconductor, which has an electrode having ohmic characteristics adapted to the Ga2O3 system compound, and which can make a heat treatment for obtaining the ohmic characteristics unnecessary. An n-side electrode 20 including at least a Ti layer is formed on a lower surface of an n-type ?-Ga2O3 substrate 2 by utilizing a PLD method. This n-side electrode 20 has ohmic characteristics at 25° C. The n-side electrode 20 may have two layer including a Ti layer and an Au layer, three layers including a Ti layer, an Al layer and an Au layer, or four layers including a Ti layer, an Al layer, a Ni layer and an Au layer.Type: GrantFiled: January 14, 2005Date of Patent: September 21, 2010Assignee: Waseda UniversityInventors: Noboru Ichinose, Kiyoshi Shimamura, Kazuo Aoki, Encarnacion Antonia Garcia Villora
-
Patent number: 7790616Abstract: A method for producing a silicide contact. The method comprises the steps of depositing a metal on a SiC substrate; forming an encapsulating layer on deposited metal; and annealing said deposited metal to form a silicide contact. The encapsulating layer prevents agglomeration and formation of stringers during the annealing process.Type: GrantFiled: August 29, 2007Date of Patent: September 7, 2010Assignee: Northrop Grumman Systems CorporationInventors: Steven Mark Buchoff, Andrew Christian Loyd, Robert S. Howell
-
Patent number: 7745933Abstract: A circuit structure has a first dielectric layer, a first circuit pattern embedded in the first dielectric layer and having a first via pad, a first conductive via passing through the first dielectric layer and connecting to the first via pad, and an independent via pad disposed on a surface of the first dielectric layer away from the first via pad and connecting to one end of the first conductive via. The circuit structure further has a second dielectric layer disposed over the surface of the first dielectric layer where the independent via pad is disposed, a second conductive via passing through the second dielectric layer and connecting to the independent via pad, and a second circuit pattern embedded in the second dielectric layer, located at a surface thereof away from the independent via pad, and having a second via pad connected to the second conductive via.Type: GrantFiled: April 24, 2007Date of Patent: June 29, 2010Assignee: United Microelectronics Corp.Inventor: Cheng-Po Yu
-
Patent number: 7737455Abstract: An electrode structure is disclosed for enhancing the brightness and/or efficiency of an LED. The electrode structure can have a metal electrode and an optically transmissive thick dielectric material formed intermediate the electrode and a light emitting semiconductor material. The electrode and the thick dielectric cooperate to reflect light from the semiconductor material back into the semiconductor so as to enhance the likelihood of the light ultimately being transmitted from the semiconductor material. Such LED can have enhanced utility and can be suitable for uses such as general illumination. The semiconductor material can have a cutout formed therein and a portion of the electrode can be formed outside of the cutout and a portion of the electrode can be formed inside of the cutout. The portion of the electrode outside the cutout can be electrically isolated from the semiconductor material by the dielectric material.Type: GrantFiled: May 19, 2006Date of Patent: June 15, 2010Assignee: Bridgelux, Inc.Inventor: Frank T. Shum
-
Publication number: 20100102331Abstract: An ohmic electrode for SiC semiconductor that contains Si and Ni or an ohmic electrode for SiC semiconductor that further contains Au or Pt in addition to Si and Ni is provided. In addition, a method of manufacturing the ohmic electrode for SiC semiconductor, a semiconductor device including the ohmic electrode for SiC semiconductor, and a method of manufacturing the semiconductor device are provided.Type: ApplicationFiled: August 13, 2007Publication date: April 29, 2010Applicant: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Kazuhiro Fujikawa, Hideto Tamaso
-
Publication number: 20100013097Abstract: Disclosed are a contact plug of a semiconductor device and a method for fabricating the same. The semiconductor device includes: an epitaxial stack formed by inserting a heteroepitaxy layer between a pair of homoepitaxy layers; and a contact plug including a metal layer on the epitaxial stack. Accordingly, in accordance with the present invention, the contact plug is selectively doped in a high concentration, thereby reducing a contact resistance. Furthermore, the present invention also provides an effect of reducing degradation in a device property without decreasing yields of products by minimizing a thermal budget through using a SEG-silicon germanium layer capable of obtaining a high doping concentration and a high deposition speed.Type: ApplicationFiled: September 24, 2009Publication date: January 21, 2010Inventor: Young-Ho LEE
-
Patent number: 7638820Abstract: Provided is a process for forming a contact for a compound semiconductor device without electrically shorting the device. In one embodiment, a highly doped compound semiconductor material is electrically connected to a compound semiconductor material of the, same conductivity type through an opening in a compound semiconductor material of the opposite conductivity type. Another embodiment discloses a transistor including multiple compound semiconductor layers where a highly doped compound semiconductor material is electrically connected to a compound semiconductor layer of the same conductivity type through an opening in a compound semiconductor layer of the opposite conductivity type. Embodiments further include metal contacts electrically connected to the highly doped compound semiconductor material. A substantially planar semiconductor device is disclosed. In embodiments, the compound semiconductor material may be silicon carbide.Type: GrantFiled: November 6, 2006Date of Patent: December 29, 2009Assignee: Fairchild Semiconductor CorporationInventors: Martin E. Kordesch, Howard D. Bartlow, Richard L. Woodin
-
Patent number: 7592641Abstract: A semiconductor device includes a p-type nitride semiconductor layer (14); and a p-side electrode (18) including a palladium oxide film (30) connected to a surface of the nitride semiconductor layer (14).Type: GrantFiled: February 21, 2006Date of Patent: September 22, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Shinji Saito, Shinya Nunoue, Toshiyuki Oka
-
Patent number: 7569481Abstract: Disclosed is a method for forming a via-hole for interconnection of metallization and/or metal wires in a semiconductor device. The present method may include the steps of: (a) forming an insulating layer on a semiconductor substrate including a lower metallization and/or metal wiring; (b) forming a mask (e.g., a photo-resist pattern) on the insulating layer; (c) dry etching the insulating layer using the photo-resist pattern as a mask to form a via-hole in the insulating layer; and (d) in the same dry etching chamber, etching a top portion of the insulating layer in the vicinity of the via-hole with an etchant comprising oxygen and argon.Type: GrantFiled: May 30, 2006Date of Patent: August 4, 2009Assignee: Dongbu Electronics Co., Ltd.Inventor: Sang Woo Nam
-
Patent number: 7495314Abstract: An ohmic contact in accordance with the invention includes a layer of p-type GaN-based material. A first layer of a group II-VI compound semiconductor is located adjacent to the layer of p-type GaN-based material. The ohmic contact further includes a metal layer that provides metal contact. A second layer of a different II-VI compound semiconductor is located adjacent to the metal layer.Type: GrantFiled: September 26, 2005Date of Patent: February 24, 2009Assignee: Avago Technologies ECBU IP (Singapore) Pte. Ltd.Inventors: Jeffrey N. Miller, David P. Bour, Virginia M. Robbins, Steven D. Lester
-
Patent number: 7485902Abstract: A nitride-based semiconductor light-emitting device capable of improving luminous efficiency by reducing light absorption loss in a contact layer is provided. This nitride-based semiconductor light-emitting device comprises a first conductivity type first nitride-based semiconductor layer formed on a substrate, an active layer, formed on the first nitride-based semiconductor layer, consisting of a nitride-based semiconductor layer, a second conductivity type second nitride-based semiconductor layer formed on the active layer, an undoped contact layer formed on the second nitride-based semiconductor layer and an electrode formed on the undoped contact layer.Type: GrantFiled: September 17, 2003Date of Patent: February 3, 2009Assignee: Sanyo Electric Co., Ltd.Inventors: Daijiro Inoue, Yasuhiko Nomura, Masayuki Hata, Takashi Kano, Tsutomu Yamaguchi
-
Patent number: 7476970Abstract: A method for fabricating a semiconductor device utilizing the step of forming a first insulating film of a porous material over a substrate; the step of forming on the first insulating film a second insulating film containing a silicon compound containing Si—CH3 bonds by 30-90%, and the step of irradiating UV radiation with the second insulating film formed on the first insulating film to cure the first insulating film. Thus, UV radiation having the wavelength which eliminates CH3 groups is sufficiently absorbed by the second insulating film, whereby the first insulating film is highly strengthened with priority by the UV cure, and the first insulating film can have the film density increased without having the dielectric constant increased.Type: GrantFiled: June 27, 2006Date of Patent: January 13, 2009Assignee: Fujitsu LimitedInventors: Shirou Ozaki, Yoshihiro Nakata, Ei Yano
-
Patent number: 7462877Abstract: A nitride-based light emitting device having a light emitting layer between an N-type clad layer and a P-type clad layer is provided. The light emitting device including: a reflective layer which reflects light emitting from the light emitting layer; and at least one metal layer which is formed between the reflective layer and the P-type clad layer.Type: GrantFiled: July 15, 2004Date of Patent: December 9, 2008Assignees: Samsung Electronics Co., Ltd., Gwangju Institute of Science and TechnologyInventors: June-o Song, Tae-yeon Seong
-
Patent number: 7462869Abstract: A first semiconductor light emitting device includes: a transparent substrate; a light emitting layer; and a roughened region. The transparent substrate has a first major surface and a second major surface, and is translucent to light in a first wavelength band. The light emitting layer is selectively provided in a first portion on the first major surface of the transparent substrate and configured to emit light in the first wavelength band. The roughened region is provided in a second portion different from the first portion on the first major surface. A second semiconductor light emitting device includes: a transparent substrate; a light emitting layer; a first electrode; and at least one groove. The groove is provided on the second major surface of the transparent substrate and extends from a first side face to a second side face opposing the first side face of the transparent substrate.Type: GrantFiled: March 13, 2007Date of Patent: December 9, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Kenichi Ohashi, Yasuhiko Akaike, Hitoshi Sugiyama, Yasuharu Sugawara
-
Patent number: 7420227Abstract: The present invention is a compound semiconductor device characterized in that it is Cu-metalized to improved the reliability of the device and to greatly reduce the cost of production.Type: GrantFiled: June 22, 2005Date of Patent: September 2, 2008Assignee: National Chiao Tung UniversityInventors: Edward Yi Chang, Shang-Wen Chang, Cheng-Shih Lee
-
Patent number: 7402845Abstract: A semiconductor package that includes a compound component and a diode arranged in a cascode configuration to function as a rectifier.Type: GrantFiled: January 3, 2007Date of Patent: July 22, 2008Assignee: International Rectifier CorporationInventors: Chuan Cheah, Kunzhong Hu
-
Patent number: 7402841Abstract: An object of the present invention is to provide a light-permeable electrode for use in a gallium nitride-based compound semiconductor light-emitting device, the electrode having improved light permeability and contact resistance. The inventive electrode comprises a light-permeable first layer which is in contact with a surface of a p-contact layer in a gallium nitride-based compound semiconductor light-emitting device and which is capable of providing ohmic contact, and a second layer which is in contact with a part of a surface of said p-contact layer, wherein the first layer comprises a metal, or an alloy of two or more metals, selected from a first group consisting of Au, Pt, Pd, Ni, Co, and Rh, and the second layer comprises an oxide of at least one metal selected from a second group consisting of Ni, Ti, Sn, Cr, Co, Zn, Cu, Mg, and In.Type: GrantFiled: September 21, 2004Date of Patent: July 22, 2008Assignee: Showa Denko K.K.Inventors: Hideki Tomozawa, Mineo Okuyama, Noritaka Muraki, Soichiro Masuyama
-
Patent number: 7368822Abstract: The present invention provides an ohmic contact for a copper metallization whose heat diffusion is improved and cost is reduced. Therein, the ohmic contact is formed through a depositing and an annealing of three metal layers of Pd, Ge and Cu; and, the contact resistance of the ohmic contact is adjusted by the thicknesses of the three layers.Type: GrantFiled: March 17, 2006Date of Patent: May 6, 2008Assignee: National Chiao Tung UniversityInventors: Cheng-Shih Lee, Edward Yi Chang, Ke-Shian Chen
-
Patent number: 7335924Abstract: An LED structure is disclosed herein, which comprises, sequentially arranged in the following order, a light generating structure, a non-alloy ohmic contact layer, a metallic layer, and a substrate. As a reflecting mirror, the metallic layer is made of a pure metal or a metal nitride for achieving superior reflectivity. The non-alloy ohmic contact layer is interposed between the metallic layer and the light generating structure so as to achieve the required ohmic contact. To prevent the metallic layer from intermixing with the non-alloy ohmic contact layer and to maintain the flatness of the reflective surface of the first metallic layer, an optional dielectric layer is interposed between the metallic layer and the non-alloy ohmic contact layer.Type: GrantFiled: July 12, 2005Date of Patent: February 26, 2008Assignee: Visual Photonics Epitaxy Co., Ltd.Inventors: Jin-Hsiang Liu, Hui-Heng Wang, Kun-Chuan Lin
-
Patent number: 7329956Abstract: A semiconductor structure having a pore sealed portion of a dielectric layer is provided. Exposed pores of the dielectric material are sealed using an anisotropic plasma so that pores along the bottom of the opening are sealed, and pores along sidewalls of the opening remain relatively untreated by the plasma. Thereafter, one or more barrier layers may be formed and the opening may be filled with a conductive material. The barrier layers formed over the sealing layer exhibits a more continuous barrier layer. The pores may be partially or completely sealed by plasma bombardment or ion implantation using a gas selected from one of O2, an O2/N2 mixture, H2O, or combinations thereof.Type: GrantFiled: September 12, 2006Date of Patent: February 12, 2008Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Ching-Ya Wang
-
Patent number: 7285842Abstract: Structures employing siloxane epoxy polymers as diffusion barriers adjacent conductive metal layers are disclosed. The siloxane epoxy polymers exhibit excellent adhesion to conductive metals, such as copper, and provide an increase in the electromigration lifetime of metal lines. In addition, the siloxane epoxy polymers have dielectric constants less then 3, and thus, provide improved performance over conventional diffusion barriers.Type: GrantFiled: April 27, 2004Date of Patent: October 23, 2007Assignees: Polyset Company, Inc., Rensselaer Polytechnic InstituteInventors: Pei-I Wang, Toh-Ming Lu, Shyam P. Murarka, Ramkrishna Ghoshal
-
Patent number: 7242034Abstract: A method for fabricating a component having an electrical contact region on an n-conducting AlGaInP-based or AlGaInAs-based outer layer of an epitaxially grown semiconductor layer sequence, in which electrical contact material, which includes Au and at least one dopant, is applied and the outer layer is then annealed. The dopant contains at least one element selected from the group consisting of Ge, Si, Sn and Te. Also, a component is disclosed which includes an epitaxially grown semiconductor layer sequence with an active zone which emits electromagnetic radiation, the semiconductor layer sequence having an n-conducting AlGaInP-based or AlGaInAs-based outer layer, to which an electrical contact region is applied using the method described.Type: GrantFiled: February 2, 2004Date of Patent: July 10, 2007Assignee: Osram Opto Semiconductors GmbHInventors: Stefan Illek, Peter Stauss, Andreas Ploessl, Gudrun Diepold, Ines Pietzonka, Wilhelm Stein, Ralph Wirth, Walter Wegleiter
-
Patent number: 7190076Abstract: A GaN layer is formed on a sapphire substrate through an AlN buffer layer and doped with Mg to prepare a laminate (referred to as “GaN substrate”). A metal (Pt and Ni) electrode 50 nm thick is formed on the GaN substrate by (1) vapor deposition after the GaN substrate is heated to a temperature of 300° C. or by (2) vapor deposition while the GaN substrate is left at room temperature. (3) The electrode obtained in (2) is heated to 300° C. in a nitrogen atmosphere. The contact resistance of the electrode obtained in (1) is lower by two or three digits than that of the electrode obtained in (2) or (3). That is, the electric characteristic of the electrode obtained in (1) is improved greatly.Type: GrantFiled: October 29, 2003Date of Patent: March 13, 2007Assignee: Toyoda Gosei Co., Ltd.Inventors: Ippei Fujimoto, Tsutomu Sekine, Miki Moriyama, Masanori Murakami, Naoki Shibata
-
Patent number: 7145237Abstract: An electrode employing a nitride-based semiconductor of III–V group compound having a favorable ohmic characteristic and a producing method thereof are provided. The electrode includes a nitride-based semiconductor layer of III–V group compound, an electrode metal, and a metal oxide inserted therebetween. The metal oxide is preferably an oxide of metal element(s) permitting formation of a nitride semiconductor.Type: GrantFiled: February 3, 2004Date of Patent: December 5, 2006Assignee: Sharp Kabushiki KaishiInventor: Nobuaki Teraguchi
-
Patent number: 7145184Abstract: A nitride semiconductor element exhibiting low leakage current and high ESD tolerance includes an active layer of nitride semiconductor that is interposed between a p-sided layer and an n-sided layer, which respectively consist of a plurality of nitride semiconductor layers, the p-side layer including a p-type contact layer as a layer for forming p-ohmic electrodes, the p-type contact layer being formed by laminating p-type nitride semiconductor layers and n-type nitride semiconductor layers in an alternate manner.Type: GrantFiled: February 14, 2005Date of Patent: December 5, 2006Assignee: Nichia CorporationInventors: Yoshikatsu Fukuda, Akira Fujioka
-
Patent number: 7135772Abstract: The present invention is a nitride compound semiconductor laser, in which a cleaved end face is flat, and a breakdown of a laser end face induced during an operation can be suppressed, which consequently enables a life to be prolonged. In the nitride compound semiconductor laser, a stress concentration suppression layer is formed between an active layer and a cap layer.Type: GrantFiled: March 25, 2005Date of Patent: November 14, 2006Assignee: Sony CorporationInventors: Shigetaka Tomiya, Tomonori Hino
-
Patent number: 7115991Abstract: A barrier layer for a semiconductor device is provided. The semiconductor device comprises a dielectric layer, an electrically conductive copper containing layer, and a barrier layer separating the dielectric layer from the copper containing layer. The barrier layer comprises a silicon oxide layer and a dopant, where the dopant is a divalent ion, which dopes the silicon oxide layer adjacent to the copper containing layer. A method of forming a barrier layer is provided. A silicon oxide layer with a surface is provided. The surface of the silicon oxide layer is doped with a divalent ion to form a barrier layer extending to the surface of the silicon oxide layer. An electrically conductive copper containing layer is formed on the surface of the barrier layer, where the barrier layer prevents diffusion of copper into the substrate.Type: GrantFiled: October 22, 2001Date of Patent: October 3, 2006Assignee: LSI Logic CorporationInventors: Vladimir Zubkov, Sheldon Aronowitz
-
Patent number: 7088003Abstract: An improved back end of the line (BEOL) interconnect structure comprising an ultralow k (ULK) dielectric is provided. The structure may be of the single or dual damascene type and comprises a dense thin dielectric layer (TDL) between a metal barrier layer and the ULK dielectric. Disclosed are also methods of fabrication of BEOL interconnect structures, including (i) methods in which a dense TDL is provided on etched opening of a ULK dielectric and (ii) methods in which a ULK dielectric is placed in a process chamber on a cold chuck, a sealing agent is added to the process chamber, and an activation step is performed.Type: GrantFiled: February 19, 2004Date of Patent: August 8, 2006Assignee: International Business Machines CorporationInventors: Stephen M. Gates, Son Nguyen
-
Patent number: 7061110Abstract: An ohmic contact of semiconductor and its manufacturing method are disclosed. The present invention provides a low resistivity ohmic contact so as to improve the performance and reliability of the semiconductor device. This ohmic contact is formed by first coating a transition metal and a noble metal on a semiconductor material; then heat-treating the transition metal and the noble metal in an oxidizing environment to oxidize the transition metal. In other words, this ohmic contact primarily includes a transition metal oxide and a noble metal. The oxide in the film can be a single oxide, or a mixture of various oxides, or a solid solution of various oxides. The metal of the film can be a single metal, or various metals or an alloy thereof. The structure of the film can be a mixture or a laminate or multilayered including oxide and metal. The layer structure includes at least one oxide layer and one metal layer, in which at least one oxide layer is contacting to semiconductor.Type: GrantFiled: September 1, 1999Date of Patent: June 13, 2006Assignee: Industrial Technology Research InstituteInventors: Jin-Kuo Ho, Charng-Shyang Jong, Chao-Nien Huang, Chin-Yuan Chen, Chienchia Chiu, Chenn-shiung Cheng, Kwang Kuo Shih
-
Patent number: 7057210Abstract: An electrode for a light-emitting semiconductor device includes a light-permeable electrode formed to come into contact with the surface of the semiconductor, and a wire-bonding electrode that is in electrical contact with the light-permeable electrode and is formed to come into partial contact with the surface of the semiconductor with at least a region in contact with the semiconductor having a higher contact resistance per unit area with respect to the semiconductor than a region of the light-permeable electrode in contact with the semiconductor.Type: GrantFiled: March 16, 2004Date of Patent: June 6, 2006Assignee: Showa Denko K.K.Inventors: Hisayuki Miki, Takashi Udagawa, Noritaka Muraki, Mineo Okuyama
-
Patent number: 7023030Abstract: A metal insulator semiconductor field effect transistor (MISFET) is disclosed comprising a source layer being made with a material having a source band-gap (EG2) and a source mid-gap value (EGM2), the source layer having a source Fermi-Level (EF2). A drain layer has a drain Fermi-Level (EF4). A channel layer is provided between the source layer and the drain layer, the channel layer being made with a material having a channel band-gap (EG3) and a channel mid-gap value (EGM3), the channel layer having a channel Fermi-Level (EF3). A source contact layer is connected to the source layer opposite the channel layer, the source contact layer having a source contact Fermi-Level (EF1). A gate electrode has a gate electrode Fermi-Level (EF6). The source band-gap is substantially narrower (EG2) than the channel band-gap (EG3).Type: GrantFiled: December 1, 2003Date of Patent: April 4, 2006Assignee: Quantum Semiconductor, LLCInventor: Carlos Augusto
-
Patent number: 7018915Abstract: An AlN buffer layer 2; a silicon (Si)-doped GaN high-carrier-concentration n+ layer 3; an Si-doped n-type Al0.07Ga0.93N n-cladding layer 4; an Si-doped n-type GaN n-guide layer 5; an active layer 6 having a multiple quantum well (MQW) structure, and including a Ga0.9In0.1N well layer 61 (thickness: about 2 nm) and a Ga0.97In0.03N barrier layer 62 (thickness: about 4 nm), the layers 61 and 62 being laminated alternately; an Mg-doped GaN p-guide layer 7; an Mg-doped Al0.07Ga0.93N p-cladding layer 8; and an Mg-doped GaN p-contact layer 9 are successively formed on a sapphire substrate. A p-electrode 10 is formed of a film of titanium nitride (TiN) or tantalum nitride (TaN) (thickness: 50 nm). The contact resistance of this electrode is reduced through heat treatment.Type: GrantFiled: June 4, 2004Date of Patent: March 28, 2006Assignee: Toyoda Gosei Co., Ltd.Inventors: Naoki Shibata, Toshiya Uemura, Makoto Asai, Yasuo Koide, Masanori Murakami
-
Patent number: 7012332Abstract: A semiconductor chip and connection ends of corresponding external electrode terminals are encapsulated with a glass based sealing material, and the semiconductor chip includes a wide gap semiconductor element, and the electrodes of the semiconductor chip are connected to the end portions of the external electrode terminals by a silver based brazing member and/or pressure contact.Type: GrantFiled: September 25, 2003Date of Patent: March 14, 2006Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Yukitaka Hori, Katsumi Satoh, Norihisa Asano
-
Patent number: 6961231Abstract: Structures that provide decoupling capacitance to packaged IC devices with reduced capacitor and via parasitic inductance. A capacitive interposer structure is physically interposed between the packaged IC and the PCB, thus eliminating the leads and vias that traverse the PCB in known structures. A capacitive interposer is mounted to a PCB and the packaged IC is mounted on the interposer. The interposer has an array of lands on an upper surface, to which the packaged IC is coupled, and an array of terminals on a lower surface, which are coupled to the PCB. Electrically conductive vias interconnect each land with an associated terminal on the opposite surface of the interposer. Within the interposer, layers of a conductive material alternate with layers of a dielectric material, thus forming parallel plate capacitors between adjacent dielectric layers. Each conductive layer is either electrically coupled to, or is electrically isolated from, each via.Type: GrantFiled: March 8, 2005Date of Patent: November 1, 2005Assignee: Xilinx, Inc.Inventors: Mark A. Alexander, Robert O. Conn, Steven J. Carey
-
Patent number: 6921970Abstract: A lid material (1) according to the present invention comprises: a base layer (2) composed of a low thermal expansion metal; an intermediate metal layer (3) provided on one surface of the base layer (2) and composed of a low proof stress metal having a proof stress of not greater than 110 N/mm2; and a brazing material layer (4) provided on the intermediate metal layer (3) and composed of a silver brazing alloy mainly comprising silver. The intermediate metal layer (3) and the brazing material layer (4) are press- and diffusion-bonded to each other, and the brazing material layer (4) has a blistered area ratio of not greater than 0.5% as observed on an outer surface of the brazing material layer. The low proof stress metal is preferably oxygen-free copper. A lid produced from the lid material (1) exhibits an excellent bonding property when the lid is brazed to a case mainly composed of a ceramic material for an electronic component package.Type: GrantFiled: November 8, 2002Date of Patent: July 26, 2005Assignees: Neomax Materials Co., Ltd., Daishinku CorporationInventors: Kazuhiro Shiomi, Masaaki Ishio
-
Patent number: 6894391Abstract: An electrode structure on a p-type III group nitride semiconductor layer includes first, second and third electrode layers successively stacked on the semiconductor layer. The first electrode layer includes at least one selected from a first metal group of Ti, Hf, Zr, V, Nb, Ta, Cr, W and Sc. The second electrode layer includes at least one selected from a second metal group of Ni, Pd and Co. The third electrode layer includes Au.Type: GrantFiled: April 25, 2000Date of Patent: May 17, 2005Assignee: Sharp Kabushiki KaishaInventor: Kunihiro Takatani
-
Patent number: 6891268Abstract: The present invention is a nitride compound semiconductor laser, in which a cleaved end face is flat, and a breakdown of a laser end face induced during an operation can be suppressed, which consequently enables a life to be prolonged. In the nitride compound semiconductor laser, a stress concentration suppression layer is formed between an active layer and a cap layer.Type: GrantFiled: June 4, 2002Date of Patent: May 10, 2005Assignee: Sony CorporationInventors: Shigetaka Tomiya, Tomonori Hino
-
Patent number: 6878959Abstract: The group III-V semiconductor device comprises a quantum well layer, barrier layers sandwiching the quantum well layer and a region of a third semiconductor material formed by spatially-selective intermixing of atoms on the group V sublattice between the first semiconductor material of the quantum well layer and the second semiconductor material of the barrier layer. The quantum well layer is a layer of a first semiconductor material that has a band gap energy and a refractive index. The barrier layers are layers of a second semiconductor material that has a higher band gap energy and a lower refractive index than the first semiconductor material. The third semiconductor material has a band gap energy and a refractive index intermediate between the band gap energy and the refractive index, respectively, of the first semiconductor material and the second semiconductor material.Type: GrantFiled: November 22, 2002Date of Patent: April 12, 2005Assignee: Agilent Technologies, Inc.Inventors: David P. Bour, Ying-Lan Chang, Tetsuya Takeuchi, Danny E. Mars
-
Patent number: 6858878Abstract: A light shield film is provided adjacent to an anode of an EL element that consists of the anode, an EL layer, and a cathode. The anode and the cathode are transparent or semitransparent to visible light and hence transmit EL light. With this structure, ambient light is absorbed by the light shield film and does not reach an observer. This prevents an external view from appearing on the observation surface.Type: GrantFiled: January 7, 2003Date of Patent: February 22, 2005Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Jun Koyama
-
Patent number: 6853013Abstract: A light-emitting element comprising a transparent electrode, a light-emitting layer, and a back electrode, on a substrate, wherein the light-emitting layer comprises photoluminescent metal oxide nanoparticles having an average particle size of 1 to 50 nm; and a method of producing the same.Type: GrantFiled: February 28, 2003Date of Patent: February 8, 2005Assignee: Fuji Photo Film Co., Ltd.Inventors: Hiroyuki Hirai, Hiroshi Fujimoto, Shigeru Nakamura
-
Publication number: 20040238837Abstract: A radiation-emitting semiconductor component, having a layer structure (30) which includes an active layer (32) which, in operation, emits radiation with a spectral distribution (60), and electrical contacts (36, 38, 40) for applying a current to the layer structure (30), includes a coating layer (44) which at least partially surrounds the active layer (32) and holds back a short-wave component of the emitted radiation (60).Type: ApplicationFiled: July 6, 2004Publication date: December 2, 2004Applicant: OSRAM OPTO SEMICONDUCTORS GMBHInventors: Ulrich Jacob, Gertrud Krauter, Andreas Plossl
-
Patent number: 6825559Abstract: A flip-chip integrated circuit includes a circuit substrate having electronic components. The circuit substrate typically includes GaAs or Si. Another substrate can include Group III nitride based active semiconductor devices. This substrate typically includes SiC and can be separated to provide individual nitride devices. After separation, one or more of the Group III devices can be flip-chip mounted onto the circuit substrate. The electronic components on the circuit substrate can be coupled to the nitride devices using conductive interconnects and/or vias.Type: GrantFiled: January 2, 2003Date of Patent: November 30, 2004Assignee: Cree, Inc.Inventors: Umesh K. Mishra, Primit Parikh, Yifeng Wu
-
Publication number: 20040222524Abstract: Disclosed herein is a technique for forming a high quality ohmic contact utilizable in the fabrication of short-wavelength light emitting diodes (LEDs) emitting blue and green visible light and ultraviolet light, and laser diodes (LDs) using a gallium nitride (GaN) semiconductor.Type: ApplicationFiled: March 17, 2004Publication date: November 11, 2004Applicants: Samsung Electronics Co., Ltd., Kwangju Institute of Science and TechnologyInventors: June-o Song, Dong-suk Leem, Tae-yeon Seong
-
Patent number: 6809352Abstract: The semiconductor device of the present invention includes: a gallium nitride (GaN) compound semiconductor layer; and a Schottky electrode formed on the GaN compound semiconductor layer, wherein the Schottky electrode contains silicon.Type: GrantFiled: December 27, 2002Date of Patent: October 26, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Katsunori Nishii, Yoshito Ikeda, Hiroyuki Masato, Kaoru Inoue
-
Patent number: 6806571Abstract: An AlN buffer layer 2; a silicon (Si)-doped GaN high-carrier-concentration n+ layer 3; an Si-doped n-type Al0.07Ga0.93N n-cladding layer 4; an Si-doped n-type GaN n-guide layer 5; an active layer 6 having a multiple quantum well (MQW) structure, and including a Ga0.9In0.1N well layer 61 (thickness: about 2 nm) and a Ga0.97In0.03N barrier layer 62 (thickness: about 4 nm), the layers 61 and 62 being laminated alternately; an Mg-doped GaN p-guide layer 7; an Mg-doped Al0.07Ga0.93N p-cladding layer 8; and an Mg-doped GaN p-contact layer 9 are successively formed on a sapphire substrate. A p-electrode 10 is formed of a film of titanium nitride (TiN) or tantalum nitride (TaN) (thickness: 50 nm). The contact resistance of this electrode is reduced through heat treatment.Type: GrantFiled: February 19, 2003Date of Patent: October 19, 2004Assignee: Toyoda Gosei Co., Ltd.Inventors: Naoki Shibata, Toshiya Uemura, Makoto Asai, Yasuo Koide, Masanori Murakami