Resistive To Electromigration Or Diffusion Of The Contact Or Lead Material Patents (Class 257/767)
-
Patent number: 6188134Abstract: A semiconductor device having a barrier film comprising an extremely thin film formed of one or more monolayers each comprised of a two-dimensional array of metal atoms. In one exemplary aspect, the barrier film is used for preventing the diffusion of atoms of another material, such as a copper conductor, into a substrate, such as a semiconducting material or an insulating material. In one mode of making the semiconductor device, the barrier film is formed by depositing a precursor, such as a metal halide (e.g., BaF2), onto the substrate material, and then annealing the resulting film on the substrate material to remove all of the constituents of the temporary heteroepitaxial film except for a monolayer of metal atoms left behind as attached to the surface of the substrate. A conductor, such as copper, deposited onto the barrier film is effectively prevented from diffusing into the substrate material even when the barrier film is only one or several monolayers in thickness.Type: GrantFiled: August 20, 1998Date of Patent: February 13, 2001Assignee: The United States of America as represented by the Secretary of the NavyInventors: Michael F. Stumborg, Francisco Santiago, Tak Kin Chu, Kevin A. Boulais
-
Patent number: 6166442Abstract: A semiconductor device is comprised of a first wire that has a plurality of via holes formed in the vicinity of an end thereof and that is connected to a conductor of a different layer through the via holes, and a plurality of slits that are provided parallel to the direction in which the first wire extends and that split the first wire into a plurality of second wires over a predetermined distance from the end thereof.Type: GrantFiled: January 5, 1999Date of Patent: December 26, 2000Assignee: Oki Electric Industry Co., Ltd.Inventor: Makiko Nakamura
-
Patent number: 6137177Abstract: There is provided a method of fabricating a CMOS semiconductor device including nMOSFET and pMOSFET, including the steps of (a) forming a gate insulating film on a semiconductor substrate, (b) forming a first polysilicon film on the gate insulating film, (c) forming an interlayer insulating film on the first polysilicon film, (d) forming a second polysilicon film on the interlayer insulating film, (e) shaping the first polysilicon film, the interlayer insulating film, and the second polysilicon film into a gate electrode in both a first region where the nMOSFET is to be fabricated and a second region where the pMOSFET is to be fabricated, and (f) doping n-type impurities into the first region and p-type impurities into the second region by ion-implantation. The method makes it possible to prevent reduction in dielectric voltage of a gate insulating film, which would be caused by diffusion of titanium atoms, without causing a gate electrode to be depleted.Type: GrantFiled: October 28, 1998Date of Patent: October 24, 2000Assignee: NEC CorporationInventor: Hiroshi Ito
-
Patent number: 6136095Abstract: The present invention pertains to a carrier layer and a contact enabled by the carrier layer which enables the fabrication of aluminum (including aluminum alloys and other conductive materials having a similar melting point) electrical contacts in multilayer integrated circuit vias, through holes, or trenches having an aspect ratio greater than one. In fact, the structure has been shown to enable such contact fabrication in vias, through holes, and trenches having aspect ratios as high as at least 5:1, and should be capable of filing apertures having aspect ratios up to about 12:1. The carrier layer, in addition to permitting the formation of a conductive contact at high aspect ratio, provides a diffusion barrier which prevents the aluminum from migrating into surrounding substrate material which operates in conjunction with the electrical contact.Type: GrantFiled: October 6, 1997Date of Patent: October 24, 2000Assignee: Applied Materials, Inc.Inventors: Zheng Xu, John Forster, Tse-Yong Yao
-
Patent number: 6130481Abstract: A semiconductor integrated circuit structure includes a semiconductor substrate; an electronic element disposed in the substrate; a first electrically insulating layer disposed on the substrate and the electronic element; a first electrically conducting interconnection layer electrically connected to the electronic element and disposed at least partly on the first electrically insulating layer; a second electrically insulating layer disposed on the first electrically conducting interconnection layer; a second electrically conducting interconnection layer disposed on the second electrically insulating layer; and a through-hole penetrating the second electrically insulating layer to the first electrically conducting interconnection layer, part of the second interconnection layer being disposed within the through-hole and contacting the first electrically conducting interconnection layer wherein the first electrically conducting interconnection layer includes a current barrier including at least one opening in tType: GrantFiled: October 28, 1997Date of Patent: October 10, 2000Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Shigeru Harada, Kenji Kishibe, Akira Ihisa, Hiroshi Mochizuki, Eisuke Tanaka
-
Patent number: 6124642Abstract: A lead structure is provided in a semiconductor device, having a body of a lead having at least a part of which is in contact with an adhesive which bonds with an insulation tape, and a protection layer selectively provided on the body of the lead so that the protection layer coats at least the part of the body in contact with the adhesive to completely isolate the body of the lead from the adhesive, to prevent an ion migration of a material of the body and also to prevent leakage of currents from and into the body of the lead.Type: GrantFiled: November 26, 1997Date of Patent: September 26, 2000Assignee: NEC CorporationInventor: Mitsuhiro Matsutomo
-
Patent number: 6114764Abstract: A semiconductor device, comprising: an insulating layer formed on a semiconductor body; a barrier metal layer comprising titanium nitride formed on the insulating layer; and a n aluminum based alloy layer formed on the barrier metal layer, provided that the aluminum based alloy crystals constituting the aluminum based alloy layer have the crystallographic <111> axis thereof inclined by an angle of from 0 to 5 degrees with respect to the normal of the barrier metal layer on the insulating layer. Also claimed is a process for fabricating the semiconductor device.Type: GrantFiled: November 12, 1996Date of Patent: September 5, 2000Assignee: Sony CorporationInventors: Kazuhiro Hoshino, Takaaki Miyamoto
-
Patent number: 6111284Abstract: A ferroelectric thin-film device comprises: a single crystal substrate; a conductive thin film formed on the single crystal substrate; and an oriented ferroelectric oxide thin film having a perovskite structure formed on the conductive thin film. The oriented ferroelectric thin film comprises a first layer having a composition changing from the interface with the conductive thin film in the thickness direction and a second layer having a constant composition formed on the first layer. The composition of the first layer and the composition of the second layer are substantially the same at the boundary between the first layer and the second layer.Type: GrantFiled: August 12, 1999Date of Patent: August 29, 2000Assignee: Murata Manufacturing Co., Ltd.Inventor: Atsushi Sakurai
-
Patent number: 6087712Abstract: The lead frame includes outer leads plated with tin (Sn) alloy so as to withstand the high temperatures generated during a subsequent semiconductor packaging process. In addition to the outer leads, the lead frame includes a die pad and inner leads composed of a base metal, such as copper (Cu), a copper alloy, or a nickel alloy. The die pad and the inner leads are plated with silver for improved conductivity. In order to withstand relatively high temperatures as well as to resist corrosion and have good solder wettability, the outer leads are preferably plated with a tin antimony alloy, such as a tin-antimony alloy consisting of 90.+-.5 weight percent of tin and 10.+-.5 weight percent antimony. Alternatively, the outer leads can be plated with a tin-antimony-lead alloy, such as a tin-antimony-lead alloy consisting of 10.+-.5 weight percent of tin, 10.+-.5 weight percent of antimony and 80.+-.10 weight percent of lead. A method of plating a lead frame is also provided.Type: GrantFiled: December 26, 1997Date of Patent: July 11, 2000Assignee: Samsung Aerospace Industries, Ltd.Inventors: Joong-Do Kim, Young-Ho Baek
-
Patent number: 6087259Abstract: A bit line of a semiconductor device capable of obtaining low line resistance and low contact resistance, thereby achieving an improvement in the operating speed and reliability of the semiconductor device. The bit line has a multilayer structure including a Ti film, an MOCVD-TiN film and a W film sequentially formed over the semiconductor substrate. The MOCVD-TiN film serves as a diffusion barrier to suppress a reaction of tungsten, which forms the bit line, with silicon existing on a contact region during a thermal process at a high temperature such as a BPSG reflow.Type: GrantFiled: May 27, 1997Date of Patent: July 11, 2000Assignee: Hyundai Electronics Industries Co., Ltd.Inventor: Sang Hyeob Lee
-
Patent number: 6083830Abstract: A process for producing a semiconductor device comprising the steps of forming a titanium film having a (002) orientation, forming a titanium nitride film on the titanium film to such a thickness as allows the titanium nitride film to follow the orientation of the titanium film, and forming an aluminum alloy film on the titanium nitride film, thereby to form a layer structure for wiring including the aluminum alloy film having a (111) orientation.Type: GrantFiled: November 16, 1998Date of Patent: July 4, 2000Assignee: Sharp Kabushiki KaishaInventor: Tsutomu Yamadai
-
Patent number: 6081036Abstract: A semiconductor device is provided wich includes a first wiring and second wirings in which end portions of the second wirings connected to the first wiring are bent parallel to that forms a predetermined angle with respect to the first direction. The first wiring extends along a first direction and has a wiring width direction in a second direction perpendicular to the first direction, where stresses are generated inside. The second wirings are situated above the first wiring, connected to the first wiring through a contact hole, and affected by the stresses of the first wiring.Type: GrantFiled: March 9, 1998Date of Patent: June 27, 2000Assignee: Matsushita Electronics Corp.Inventors: Hiroshige Hirano, Toshiyuki Honda
-
Patent number: 6081426Abstract: A semiconductor package uses no thermosetting adhesive for mounting a heat slug thereon, which adhesive requires a strict control during the storage and the production thereof. A semiconductor package comprises a circuit board having respective surfaces and an opening; a conductive layer formed on one of the surfaces of the circuit board so that the conductive layers are retracted from a peripheral edge of the opening by a certain distance; a heat slug attached to the one surface of the circuit board by means of solder so that the opening is closed at the one surface and opened at the other surface to form a cavity within which a semiconductor element mounting area is defined.Type: GrantFiled: March 17, 1999Date of Patent: June 27, 2000Assignee: Shinko Electric Industries Co., Ltd.Inventors: Yoshiki Takeda, Takemi Machida, Fumio Kuraishi
-
Patent number: 6077774Abstract: A method is provided for forming thin diffusion barriers in a semiconductor device (10). In one embodiment of the invention, a metal precursor gas is introduced to a surface of a dielectric layer. A predetermined amount of heat is then applied to the metal precursor gas and the dielectric layer. The heat causes the metal precursor gas to react with the dielectric layer, thereby forming a uniform, relatively thin diffusion barrier on the surface of the dielectric layer. In another embodiment of the invention, a metal precursor gas is introduced to a surface of a metal conductor. A predetermined amount of heat can then be applied to the metal precursor gas and the metal conductor, which creates a reaction between the gas and the conductor, and thereby produces a thin diffusion barrier on the surface of the metal conductor.Type: GrantFiled: March 19, 1997Date of Patent: June 20, 2000Assignee: Texas Instruments IncorporatedInventors: Qi-Zhong Hong, Wei-Yung Hsu
-
Patent number: 6072945Abstract: An automated apparatus detects electromigration violations in an integrated circuit design. Starting from the lowest hierarchy of the design so far completed, the parasitic (resistance and capacitance) component values extracted from a layout file are propagated up. Then, at the top-most level, lumping algorithms are employed to calculate the parasitic values for all of the top-most level nets. These values are then passed back down to the lower levels and then at each level, the layout is checked using previously computed parasitic values and EM limits. A peak current, AC-average current and AC-rms current are calculated for every layout, and then compared with the process EM rules for violations, in which the optimum line width and number of vias are specified for each interconnection.Type: GrantFiled: June 26, 1997Date of Patent: June 6, 2000Assignee: Sun Microsystems Inc.Inventors: Sandeep A. Aji, Manjunath Doreswamy, Georgios Konstadinidis
-
Patent number: 6071770Abstract: A semiconductor memory device suitable for forming a capacitor using a high dielectric film for a highly integrated semiconductor device includes a semiconductor substrate, an insulating film having a contact hole, the insulating film being over the semiconductor substrate, a conductive film on the semiconductor substrate through the contact hole, the conductive film having a top portion acting as a diffusion barrier, a first electrode over the conductive films, a dielectric film over the first electrode, and a second electrode over the dielectric film.Type: GrantFiled: May 15, 1998Date of Patent: June 6, 2000Assignee: LG Semicon Co., Ltd.Inventor: Jae Sung Roh
-
Patent number: 6049133Abstract: An integrated circuit fabrication process is provided in which a metal salicide and a diffusion barrier are formed concurrently. This process includes doping regions of a silicon substrate which are spaced apart by a polysilicon gate conductor, thereby forming source/drain junctions within the substrate upper surface. Oxide spacers are located on opposite sidewall surfaces of the gate conductor. The resulting semiconductor topography is then placed within a chamber having a pressurized and heated nitrogen ambient. A metal, i.e., titanium is deposited upon the semiconductor topography, and then annealing of the metal occurs. The titanium metal reacts with silicon at interfaces not containing nitrogen atoms, i.e., exclusive of the oxide spacers, to form titanium salicide. Concurrent with this reaction is the formation of titanium nitride upon the titanium metal. Finally, aluminum is deposited upon the titanium nitride to complete metallization.Type: GrantFiled: March 21, 1997Date of Patent: April 11, 2000Assignee: Advanced Micro Devices, Inc.Inventors: Fred N. Hause, Mark I. Gardner
-
Patent number: 6049470Abstract: A component package includes a case with a bond shelf and a conductive layer formed on the bond shelf. The bond shelf is characterized by an inward edge and an outward edge and at least one reticulation, each reticulation being characterized by an outward edge and an inward edge. The reticulation inward edge is co-linear with the bond shelf inward edge. The conductive layer includes a mounting pad for each reticulation and a serpentine conductor connecting the mounting pads, the mounting pad being disposed between the inward edge of the reticulation and the outward edge of the reticulation. The component package further includes a chip transistor mounted on a first mounting pad and a chip resistor mounted in a first reticulation. A semiconductor circuit mounted in the component package includes a bonding pad connected to a pad on the chip transistor and one end of the chip resistor.Type: GrantFiled: January 13, 1998Date of Patent: April 11, 2000Assignee: Dalsa, Inc.Inventor: Gareth P. Weale
-
Patent number: 6037663Abstract: An ohmic electrode structure is produced by developing an In.sub.x Ga.sub.1-x As layer epitaxially on a compound semiconductor (n-Ga As), and providing a barrier layer composed of a tungsten nitride (high melting point metallic nitride) by sputtering. Then, electrode patterning is performed on the top of the tungsten nitride barrier layer by the photo-resist technique. After the process, unnecessary portion of the tungsten nitride barrier layer is removed by the reactive ion etching (RIE). On the top of this a Ti layer, a Pt layer and an Au layer are deposited in layers in that order by the lift-off technique to form a metal layer. Here, molybdenum nitride or titanium nitride may be used in place of tungsten nitride.Type: GrantFiled: September 15, 1993Date of Patent: March 14, 2000Assignee: Sharp Kabushiki KaishaInventors: Motoji Yagura, Masanori Kominami, Toshiaki Kinosada, Koken Yoshikawa, John Kevin Twynam
-
Patent number: 6025617Abstract: A microelectronic device includes a first region having a first conductivity type. A second region having a second conductivity type contacts the first region at a junction therebetween. A metal silicide region contacts the second region at a contact surface apart from the junction. Impurities of the second conductivity type in the second region are concentrated between the contact surface and the junction, for example, in one or more subregions disposed between the contact surface and the junction. The subregions may include a first subregion adjacent the junction formed by an ion implantation at a first energy level, and a second subregion disposed between the first subregion and the contact surface formed by a second ion implantation at a different energy level. Related fabrication methods are also provided.Type: GrantFiled: July 24, 1997Date of Patent: February 15, 2000Assignee: Samsung Electronics Co., Ltd.Inventor: Sang-pil Sim
-
Patent number: 6023100Abstract: There is provided an improved metallization stack structure so as to produce a higher electromigration resistance and yet maintain a relatively low resistivity. The metallization stack structure includes a pure copper layer sandwiched between a top thin doped copper layer and a bottom thin doped copper layer. The top and bottom thin doped copper layers produce a higher electromigration resistance. The pure copper layer produces a relatively low resistivity.Type: GrantFiled: February 10, 1999Date of Patent: February 8, 2000Assignee: Advanced Micro Devices, Inc.Inventors: Jiang Tao, Peng Fang
-
Patent number: 6018195Abstract: A high-speed and highly-integrated semiconductor device and a producing method thereof, which can reduce resistance between a gate electrode and a wiring layer on the gate electrode and can make an element minute, are provided. The gate electrodes on a semiconductor substrate, diffusion layers formed in a surface region of the semiconductor substrate, buried electrodes formed on the semiconductor substrate so as to be connected to the diffusion layers respectively, an interlayer insulating film buried in spaces between the gate electrodes and in spaces between the gate electrodes and the buried electrodes, and wiring layers formed so as to be connected to the gate electrodes or to the buried electrodes are provided. A height of surfaces of the gate electrodes, a height of surfaces of the buried electrodes and a height of a surface of the interlayer insulating film are equal, and the surfaces of the gate electrodes, the buried electrodes and the interlayer insulating film form a plane.Type: GrantFiled: April 10, 1997Date of Patent: January 25, 2000Assignee: Kabushiki Kaisha ToshibaInventor: Masataka Takebuchi
-
Patent number: 6013950Abstract: A non-destructive-readout nonvolatile semiconductor diode switching device that may be used as a memory element is disclosed. The diode switching device is formed with a ferroelectric material disposed above a rectifying junction to control the conduction characteristics therein by means of a remanent polarization. The invention may be used for the formation of integrated circuit memories for the storage of information.Type: GrantFiled: May 19, 1994Date of Patent: January 11, 2000Assignee: Sandia CorporationInventor: Robert D. Nasby
-
Patent number: 6011311Abstract: A multilevel interconnect structure includes a lower conducting layer, a dielectric layer formed on the lower conducting layer, an upper conducting layer formed partly on the dielectric layer, and an I-shaped via plug for electrically connecting the lower conducting layer and the upper conducting layer. The I-shaped via plug has an upper portion which laterally extends into the upper conducting layer, and a lower portion which undercuts the lower conducting layer.Type: GrantFiled: April 14, 1998Date of Patent: January 4, 2000Assignee: Nan Ya Technology CorporationInventors: Edward Hsien-Sheng Hsing, Jen-Der Hong
-
Patent number: 5990556Abstract: A stacked film assembly for use as wiring in a semiconductor device having a bottom film (CVD-W film) 33 and a top film (Al alloy film) 12, where the surface roughness (Ra) of the bottom film is less than 100 .ANG. and the crystal orientation of the top film formed on this surface is controlled, a CVD method for the making thereof, and a semiconductor device in which the stacked film assembly is employed. Even when there is no lattice matching of the bottom film and the top film, crystal orientation of the top film can be sufficiently controlled to provide a targeted face ((111) face with aluminum film), and in particular it will be possible to readily form a stacked film assembly having a satisfactory barrier function as well as sufficient EM resistance and with good film formation.Type: GrantFiled: July 15, 1997Date of Patent: November 23, 1999Assignee: Texas Instruments IncorporatedInventors: Koichi Mizobuchi, Toshihiro Sugiura
-
Patent number: 5977558Abstract: Integrated circuit chips having large regions of different device density and topography are susceptible to local processing variations which give rise to systematic failures affecting some circuit regions and not others. Over-simplified test structures cannot signal these failures during processing. Memory chips have large regions of storage cell arrays serviced by sizeable peripheral regions consisting of logic circuits. The device density and configuration in each of these regions on the chip are quite different. During processing steps these regions present differently to the process agents such as chemical etchants and plasmas producing in local variations of processing rates occur which result in systematic under processing in one region or over processing in another. Memory chips are particularly prone to such variations and also lend themselves well to the design of product specific test structures for flagging these aberrations.Type: GrantFiled: December 10, 1998Date of Patent: November 2, 1999Assignee: Vanguard International Semiconductor CorporationInventor: Daniel Hao-Tien Lee
-
Patent number: 5963729Abstract: An automated method detects electromigration violations in an integrated circuit design. Starting from the lowest hierarchy of the design so far completed, the parasitic (resistance and capacitance) component values extracted from a layout file are propagated up. Then, at the top-most level, lumping algorithms are employed to calculate the parasitic values for all of the top-most level nets. These values are then passed back down to the lower levels and then at each level, the layout is checked using previously computed parasitic values and EM limits. A peak current, AC-average current and AC-rms current are calculated for every layout, and then compared with the process EM rules for violations, in which the optimum line width and number of vias are specified for each interconnection.Type: GrantFiled: June 26, 1997Date of Patent: October 5, 1999Assignee: Sun Microsystems Inc.Inventors: Sandeep A. Aji, Manjunath Doreswamy, Georgios Konstadinidis
-
Patent number: 5952721Abstract: A phosphorous doped amorphous silicon storage node electrode is treated with heat so as to be converted into a phosphorous doped polysilicon storage electrode, and the heat causes the phosphorous to be diffused into a shallow n-type source region of an n-channel enhancement type switching transistor; to protect the shallow n-type source region from the phosphorous, a phosphorous/oxygen doped amorphous silicon layer is formed between the shallow n-type source region and the phosphorous-doped amorphous silicon storage node electrode, and the oxygen decelerates the phosphorous diffused therethrough, thereby decreasing the amount of phosphorous diffused into the n-type shallow source region.Type: GrantFiled: March 6, 1997Date of Patent: September 14, 1999Assignee: NEC CorporationInventor: Shuji Fujiwara
-
Patent number: 5953628Abstract: On a semiconductor substrate, an SiO.sub.2 layer as an insulating layer and an intermediate insulating layer are stacked successively. The intermediate insulating layer selectively has an opening portion and a copper wiring is formedwithin the opening portion. The copper wiring is covered with an anti-oxidation layer. The anti-oxidation layer is formed of copper sulfide so that it becomes unnecessary to form another anti-oxidation layer which does not contain copper, the treatment in the vacuum can be simplified or thermal treatment step at high temperatures can be omitted.Type: GrantFiled: January 27, 1998Date of Patent: September 14, 1999Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Akemi Kawaguchi
-
Patent number: 5939787Abstract: A semiconductor device and manufacturing method thereof having a diffusion barrier layer formed on a semiconductor wafer, whose surface region is provided with a silylation layer, wherein the silylation layer is formed on the diffusion barrier layer which is formed on the semiconductor wafer, by a plasma process using silicon hydride or by a reactive sputtering method using SiH.sub.4. When the metal layer is formed on the silylation layer, the wettability between the diffusion barrier layer and the metal is enhanced and large grains are formed, thereby increasing the step coverage for the contact hole of the metal layer or for the via hole. Additionally, when heat treatment is performed after the metal layer is formed on the silylation layer, the reflow characteristic of the metal layer becomes good, to thereby facilitate the filling of the contact hole or the via hole easy.Type: GrantFiled: September 15, 1997Date of Patent: August 17, 1999Assignee: Samsung Electronics Co., Ltd.Inventor: Sang-in Lee
-
Patent number: 5929527Abstract: An electronic device is provided using wiring comprising aluminum to prevent hillock or whisker from generating, wherein the wiring contains oxygen atoms at a concentration of 8.times.10.sup.18 atoms.multidot.cm.sup.-3 or less, carbon atoms at a concentration of 5.times.10.sup.18 atoms.multidot.cm.sup.-3 or less, and nitrogen atoms at a concentration of 7.times.10.sup.17 atoms.multidot.cm.sup.-3 or less; furthermore, a silicon nitride film is formed on the aluminum gate, and an anodic oxide film is formed on the side planes thereof.Type: GrantFiled: July 16, 1997Date of Patent: July 27, 1999Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Satoshi Teramoto
-
Patent number: 5925933Abstract: An interconnect structure and method for an integrated circuit chip for resisting electromigration is described incorporating patterned interconnect layers of Al or Al--Cu and interlayer contact regions or studs of Al.sub.2 Cu between patterned interconnect layers. The invention overcomes the problem of electromigration at high current density in the interconnect structure by providing a continuous path for Cu and/or Al atoms to move in the interconnect structure.Type: GrantFiled: October 11, 1996Date of Patent: July 20, 1999Assignee: International Business Machines CorporationInventors: Evan George Colgan, Kenneth Parker Rodbell, Paul Anthony Totta, James Francis White
-
Patent number: 5912509Abstract: A semiconductor device includes a first diffusion layer, an insulating film, and an electrode. The first diffusion layer is formed on the surface of a first-conductivity-type semiconductor substrate and has an opposite conductivity type. The insulating film is formed on the first diffusion layer. The electrode is made of a conductor layer formed on the insulating film. The width of the electrode is smaller than a value twice the length by which an impurity doped into the surface of the semiconductor substrate, using the electrode as a mask, laterally diffuses during annealing to a position immediately below the electrode.Type: GrantFiled: July 15, 1997Date of Patent: June 15, 1999Assignee: NEC CorporationInventors: Naoki Kasai, Hiroki Koga
-
Patent number: 5912507Abstract: A microelectronic assembly, such as a surface-mount device or a ball-grid array (BGA) package, has one or more integral resistors. The integral resistors are incorporated into one or more of the microelectronic assembly's electrical leads or connections. The integral resistors preferably terminate in a solderable pad. For example, the BGA package may include an IC chip and interposer. A terminal is located on a surface of the IC chip, on a surface of the interposer, or on the surface of the substrate to which the BGA is mounted. An electrically-resistive material overlies the terminal and electrically couples the terminal to a bond pad, thereby defining an integral resistor. The integral resistors reduce electrical resonances and reflections that may otherwise degrade the signal integrity and reliability of the electrical system employing the device; hence, reduce or eliminate the requirement for discrete resistors for the microelectronic assembly.Type: GrantFiled: February 4, 1998Date of Patent: June 15, 1999Assignee: Motorola, Inc.Inventors: Gregory J. Dunn, Lawrence E. Lach, Daniel R. Gamota
-
Patent number: 5905308Abstract: A bond pad (18, 58) may comprise a base (20, 60) of bondable material. The base (20, 60) may have a periphery (26, 66). A segment of an interconnect (24, 64) may contact an extended section (28, 68) of the periphery (26, 66) to electrically couple the interconnect (24, 64) to the bond pad (18,58). The interconnect (24, 64) may comprise a material less resistive than the bondable material.Type: GrantFiled: November 5, 1997Date of Patent: May 18, 1999Assignee: Texas Instruments IncorporatedInventors: Taylor R. Efland, Charles E. Williams, Buford H. Carter
-
Patent number: 5903053Abstract: A semiconductor device comprising a conductive layer and an amorphous alloy layer formed on the bottom surface of said conductive layer and acting as a barrier layer. The conductive layer is either an electrode layer or a wiring layer. The amorphous alloy layer is made of a matrix phase and microcrystal grains. The matrix phase consists mainly of a Ti--Si--N amorphous alloy. The microcrystal grains are dispersed in the matrix phase, not continuously arranged in the direction of thickness of the amorphous alloy layer.Type: GrantFiled: July 9, 1996Date of Patent: May 11, 1999Assignee: Kabushiki Kaisha ToshibaInventors: Tadashi Iijima, Hisako Ono, Kyoichi Suguro, Yasushi Akasaka, Shinichi Nakamura
-
Patent number: 5869901Abstract: A semiconductor device and a method of manufacturing the same are provided which comprises a metal interconnection consisting of a titanium-aluminum film with (111) orientation formed on a semiconductor substrate via an insulating film, and an aluminum film or an aluminum alloy film with (111) orientation formed on the titanium-aluminum film by virtue of epitaxial growth. With such structure, electromigration endurance of an aluminum interconnection is improved and a wiring structure of a semiconductor is achieved with high reliability.Type: GrantFiled: October 15, 1996Date of Patent: February 9, 1999Assignee: Nissan Motor Co., Ltd.Inventor: Koichi Kusuyama
-
Patent number: 5869902Abstract: A wiring layer of a semiconductor device having a novel contact structure is disclosed. The semiconductor device includes a semiconductor substrate, an insulating layer having an opening (contact hole or via), a reactive spacer formed on the sidewall of the opening or a reactive layer formed on the sidewall and on the bottom surface of the opening and a first conductive layer formed on the insulating layer which completely fills the opening. Since the reactive spacer or layer is formed on the sidewall of the opening, when the first conductive layer material is deposited, large islands will form to become large grains of the sputtered Al film. Also, providing the reactive spacer or layer improves the reflow of the first conductive layer during a heat-treating step for filling the opening at a high temperature below a melting temperature. Thus, complete filling of the opening with sputtered Al can be ensured. All the contact holes, being less than 1 .mu.m in size and having an aspect ratio greater than 1.Type: GrantFiled: March 11, 1996Date of Patent: February 9, 1999Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-in Lee, Chang-soo Park
-
Patent number: 5864179Abstract: In a wiring system provided by the present invention, a first conductive wire is provided on a surface on one side of an dielectric layer of a semiconductor device, a second conductive wire made of an Al like metal is provided on a surface on the other side of the dielectric layer, a connection hole is drilled through the dielectric layer, the first and second conductive wires are connected to each other through the connection hole, and a compensation pattern made of the Al like metal is created in the second conductive wire, so that generation of voids in the Al like metal of the second conductive wire due to an electro-migration phenomenon is prevented, enhancing the reliability of the wire.Type: GrantFiled: June 25, 1996Date of Patent: January 26, 1999Assignee: Sony CorporationInventor: Kazuhide Koyama
-
Patent number: 5859476Abstract: A semiconductor device having a laminated wiring layer composed of an Al or Al alloy layer and a high melting point conductive layer, wherein the laminated wiring layer has narrowed portions at which the stress tolerance of the Al or Al alloy is reduced. The controlled breakage of the Al or Al alloy layer at the narrowed portion results in a laminated wiring layer of a predetermined resistance component.Type: GrantFiled: August 31, 1993Date of Patent: January 12, 1999Assignee: Oki Electric Industry Co., Ltd.Inventor: Hiroshi Onoda
-
Patent number: 5847463Abstract: A method of forming a local interconnect structure is provided. A first barrier layer comprising sputtered titanium nitride is formed over a topographical structure situated upon a field oxide region within a semiconductor substrate. A hard mask layer comprising tungsten silicide is formed over the first barrier layer. A photoresist layer is then formed over the hard mask layer. The hard mask layer is selectively removed from above an adjacent gate stack on the semiconductor substrate using an etch that is selective to the first barrier layer. The first barrier layer is selectively removed using an etch that is selective to the hard mask layer. A silica layer is formed over the hard mask layer. A recess is formed in the silica layer that is aligned with an active area within the semiconductor substrate. The recess is filled with an electrically conductive material.Type: GrantFiled: August 22, 1997Date of Patent: December 8, 1998Assignee: Micron Technology, Inc.Inventors: Jigish D. Trivedi, Ravi Iyer
-
Patent number: 5844318Abstract: A semiconductor contact structure formed by a method that deposits an aluminum film limiting the growth of voids and notches in the aluminum film and forms an aluminum film with a reduced amount of voids and notches. The first step of the method is to form an underlying layer upon which is deposited an aluminum film having a first thickness. The surface of the aluminum film is then exposed to a passivation species which coats the aluminum grains and precipitates at the grain boundaries so as to prevent grain movement. The exposure of the aluminum film to the passivation species reduces void formation and coalescence of the voids. An aluminum layer having a second thickness is then deposited over the initially deposited aluminum layer. In a second embodiment of the invention, the passivation species is deposited with MOCVD and to form an electromigration-resistant alloy. A third embodiment involves multiple depositions of aluminum, with exposure to a passivation species conducted after each deposition.Type: GrantFiled: February 18, 1997Date of Patent: December 1, 1998Assignee: Micron Technology, Inc.Inventors: Gurtej S. Sandhu, Ravi Iyer
-
Patent number: 5841688Abstract: A circuit is designed with a first lower conductor (500) having two ends. One end of the first lower conductor is coupled to a first signal source (386). A first upper conductor (544) has two ends and is spaced apart from the first lower conductor by a distance less than an allowable spacing between adjacent lower conductors. One end of the first upper conductor is coupled to a second signal source (384). A second upper conductor (508) has two ends. One end of the second upper conductor is coupled to another end of the first lower conductor for receiving a signal from the first signal source. A second lower conductor (552) has two ends and is spaced apart from the second upper conductor by a distance less than the allowable spacing between adjacent lower conductors. One end of the second lower conductor is coupled to another end of the first upper conductor for receiving a signal from the second signal source.Type: GrantFiled: June 27, 1997Date of Patent: November 24, 1998Assignee: Texas Instruments IncorporatedInventors: Shunichi Sukegawa, Hugh P. McAdams, Tadashi Tachibana, Katsuo Komatsuzaki, Takeshi Sakai
-
Patent number: 5831335Abstract: A semiconductor device comprising a silicon-series material layer and a laminate structure formed on the silicon-series material layer, the laminate structure being composed of a refractory metal thin film and/or a refractory metal silicide thin film, wherein a content of a halogen atom in each of the refractory metal thin film and/or the refractory metal silicide thin film is 1% by weight or less based on an amount of each of the refractory metal thin film and/or the refractory metal silicide thin film. In accordance with the present invention, there is also provided a process of producing such a semiconductor device.Type: GrantFiled: January 24, 1996Date of Patent: November 3, 1998Assignee: Sony CorporationInventor: Takaaki Miyamoto
-
Patent number: 5828129Abstract: A semiconductor memory device suitable for forming a capacitor using a high dielectric film for a highly integrated semiconductor device includes a semiconductor substrate, an insulating film having a contact hole, the insulating film being over the semiconductor substrate, a conductive film on the semiconductor substrate through the contact hole, the conductive film having a top portion acting as a diffusion barrier, a first electrode over the conductive films, a dielectric film over the first electrode, and a second electrode over the dielectric film.Type: GrantFiled: January 23, 1997Date of Patent: October 27, 1998Assignee: LG Semicon Co., Ltd.Inventor: Jae Sung Roh
-
Patent number: 5818109Abstract: A wiring structure incorporated is formed on an insulating layer, and includes an aluminum-based metal strip extending on the insulating layer and a barrier layer of refractory metal covering the aluminum-based metal strip so as to prevent the aluminum-based metal layer from electro-migration; the two-level barrier layer has fin portions extending on both sides of the aluminum-based metal layer therealong, and the fin portions prevent the wiring structure from increase of contact resistance due to a mis-alignment.Type: GrantFiled: December 22, 1995Date of Patent: October 6, 1998Assignee: NEC CorporationInventor: Tomomitsu Satake
-
Patent number: 5793113Abstract: The present invention provides a novel interconnection structure which comprises an insulation layer having a contact hole which extends in a first vertical direction, a contact layer residing within the contact hole and being made of a first conductive material which has a first electromigration resistance, and an interconnection layer extending within the insulation layer. The interconnection layer has one end portion which is in contact with one end of the contact layer. The interconnection layer is made of a second conductive material having a second electromigration resistance which is smaller than the first electromigration resistance. The interconnection layer has a reservoir portion which is made of the second conductive material. The reservoir portion extends within the insulation layer and extends from the one end portion of the interconnection layer in a second vertical direction which is opposite to the first vertical direction.Type: GrantFiled: January 25, 1996Date of Patent: August 11, 1998Assignee: NEC CorporationInventor: Noriaki Oda
-
Patent number: 5793109Abstract: An ohmic contact electrode for a semiconductor device which has a low contact resistance and high stability. The ohmic contact electrode includes: a semiconductor substrate; an atomic doping layer developed on the semiconductor substrate wherein the atomic doping layer is formed by doping impurities such that an energy level of the layer is higher than a Fermi level; a semiconductor layer developed on the atomic doping layer wherein the semiconductor layer is formed of the same material as in the semiconductor substrate; a metal electrode formed on the semiconductor layer for establishing an electric connection with the semiconductor substrate; wherein the semiconductor layer has a thickness sufficient for carriers to transfer between the metal electrode and the atomic doping layer by tunneling through the semiconductor layer.Type: GrantFiled: August 26, 1996Date of Patent: August 11, 1998Assignee: Advantest Corp.Inventor: Kiyoto Nakamura
-
Patent number: 5793057Abstract: A preferred embodiment of this invention comprises an oxidizable layer (e.g. TiN 50), an amorphous nitride barrier layer (e.g. Ti--Si--N 34) overlying the oxidizable layer, an oxygen stable layer (e.g. platinum 36) overlying the amorphous nitride layer, and a high-dielectric-constant material layer (e.g. barium strontium titanate 38) overlying the oxygen stable layer. The amorphous nitride barrier layer substantially inhibits diffusion of oxygen to the oxidizable layer, thus minimizing deleterious oxidation of the oxidizable layer.Type: GrantFiled: June 7, 1995Date of Patent: August 11, 1998Assignee: Texas Instruments IncorporatedInventor: Scott R. Summerfelt
-
Patent number: 5786625Abstract: A MOS type transistor with a gate is formed on the surface of a semiconductor substrate, and thereafter an interlayer insulating film and a first level wiring layer on the insulating film are formed. The wiring layer is patterned to cover the gate electrode. A second level interlayer insulating film is formed covering the wiring layer 16, and a second level wiring layer is formed on the second level interlayer insulating film. The second level interlayer insulating film is a laminate of a silicon oxide film formed by plasma CVD using tetraethoxysilane, a spin-on-glass (SOG) film, and another similar silicon oxide film, sequentially formed in this order. An auxiliary electrode layer (blocking layer) of the first level wiring layer covering the gate electrode prevents moisture contents from being diffused from the second level interlayer insulating film toward the gate electrode.Type: GrantFiled: September 11, 1995Date of Patent: July 28, 1998Assignee: Yamaha CorporationInventor: Takahisa Yamaha