Plural Encapsulating Layers Patents (Class 257/790)
-
Patent number: 8148830Abstract: A circuit board assembly includes a circuit board having an outer surface configured with a plurality of discrete electrical components. The assembly includes a first protective dielectric layer overlying the outer surface, and a second dielectric layer overlying the first protective dielectric layer and the discrete electrical components. The second dielectric layer includes a dielectric material having modulus of elasticity less than 3.5 Giga-Pascal (GPa), a dielectric constant less than 3.0, a dielectric loss less than 0.008, a moisture absorption less than 0.04 percent, a breakdown voltage strength in excess of 2 million volts/centimeter (MV/cm), a temperature stability to 300° Celsius, pinhole free in films greater than 50 Angstroms, hydrophobic with a wetting angle greater than 45 degrees, capable of being deposited conformally over and under 3D structures with thickness uniformity less than or equal to 30%.Type: GrantFiled: July 31, 2009Date of Patent: April 3, 2012Assignee: Raytheon CompanyInventors: John M. Bedinger, Michael A. Moore
-
Patent number: 8143729Abstract: A power semiconductor package that includes a power semiconductor device having a threshold voltage that does not vary when subjected to an autoclave test.Type: GrantFiled: January 26, 2009Date of Patent: March 27, 2012Assignee: International Rectifier CorporationInventors: Mark Pavier, Danish Khatri, Daniel Cutler, Andrew Neil Sawle, Susan Johns, Martin Carroll, David Paul Jones
-
Patent number: 8143730Abstract: In a semiconductor device, corner portions of a inner insulating film are chamfered, and hence a damage is less likely to reach the corner portion of the inner insulating film, though the corner portion of an outer insulating film is damaged. Therefore, a hermeticity of a semiconductor element can be effectively maintained, and the yield of semiconductor pellets can be improved. Moreover, since it is not necessary to chamfer the corner portion of the outer insulating film, the structure remains simple and the productivity can be improved.Type: GrantFiled: March 19, 2010Date of Patent: March 27, 2012Assignee: Renesas Electronics CorporationInventor: Hirofumi Fukuda
-
Publication number: 20120049390Abstract: According to one embodiment, an electrical component comprises a substrate, an element, a first layer, and a second layer. The element is formed on the substrate. The first layer forms a cavity accommodating the element on the substrate and includes through holes. The second layer is formed on the first layer and seals the through holes. The first layer includes the first film formed on the lower side and the second film which is formed on the first film and has a lower coefficient of thermal expansion than the first film.Type: ApplicationFiled: August 23, 2011Publication date: March 1, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Yoshiaki Shimooka, Yoshiaki Sugizaki
-
Patent number: 8120189Abstract: A wiring structure having a wiring-terminal-connection adhesive that includes a curing agent capable of generating a free radical upon heating, a radically polymerizable substance and silicone particles.Type: GrantFiled: June 13, 2008Date of Patent: February 21, 2012Assignee: Hitachi Chemical Company, Ltd.Inventors: Motohiro Arifuku, Itsuo Watanabe, Kouji Motomura, Kouji Kobayashi, Yasushi Gotoh, Tohru Fujinawa
-
Patent number: 8115326Abstract: Methods and apparatus provide for: applying an inorganic barrier layer to at least a portion of a flexible substrate, the barrier layer being formed from a low liquidus temperature (LLT) material; and sintering the inorganic barrier layer while maintaining the flexible substrate below a critical temperature.Type: GrantFiled: October 30, 2007Date of Patent: February 14, 2012Assignee: Corning IncorporatedInventors: Bruce Gardiner Aitken, Dana Craig Bookbinder, Sean Matthew Garner, Mark Alejandro Quesada
-
Patent number: 8115305Abstract: An integrated circuit package system is provided including attaching an external interconnect on a tape; attaching a backside element on the tape adjacent to the external interconnect; attaching an integrated circuit die with the backside element, the backside element is on a first passive side of the integrated circuit die; connecting a first active side of the integrated circuit die and the external interconnect; and forming a first encapsulation over the integrated circuit die with the backside element exposed.Type: GrantFiled: May 17, 2007Date of Patent: February 14, 2012Assignee: Stats Chippac Ltd.Inventors: Zigmund Ramirez Camacho, Henry Descalzo Bathan, Abelardo Hadap Advincula, Lionel Chien Hui Tay
-
Patent number: 8115323Abstract: A semiconductor package and a method of manufacturing the package are provided. The semiconductor package comprises: a mounting substrate including a bond finger; at least one semiconductor chip disposed on the mounting substrate, the semiconductor chip including a bonding pad; a first molding member disposed on the mounting substrate so as to cover the bond finger and the bonding pad, the first molding member including an interconnection path disposed inside the first molding member so as to connect the bond finger to the bonding pad; a conductive element disposed in the interconnection path; and a second molding member overlying the first molding member. The interconnection path can be formed by a laser process. The conductive element can be formed by conductive nanoparticles or metal wires.Type: GrantFiled: April 25, 2008Date of Patent: February 14, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Wha-Su Sin, Heui-Seog Kim, Jong-Keun Jeon
-
Patent number: 8107208Abstract: A potted electrical circuit is enclosed within a housing and has a first and second fiberglass layer that is laid upon a top surface of the potted electrical circuit. A lid of the housing seals the electrical circuit there within and an opening formed in a side wall allows circuitry wiring to extend there from out. The first fiberglass layer is a woven layer while the second fiberglass layer is a padding-like layer. Circuitry wiring pushes through the woven first fiberglass layer before extending out through the opening in the housing. The first fiberglass layer is tucked in and around the electrical circuit and adheres to the inside of the housing by attaching to the potting material while it hardens. In a preferred embodiment, the electrical circuit in combination with the insulation material is used within a transient voltage surge suppression device.Type: GrantFiled: August 21, 2008Date of Patent: January 31, 2012Assignee: Surge Suppression IncorporatedInventors: Ronald Hotchkiss, Richard Hotchkiss, Jr., Ricky Fussell, Andrea Haa
-
Patent number: 8107207Abstract: A potted electrical circuit is enclosed within a housing and has a first and second fiberglass layer that is laid upon a top surface of the potted electrical circuit. A lid of the housing seals the electrical circuit there within and an opening formed in a side wall allows circuitry wiring to extend there from out. The first fiberglass layer is a woven layer while the second fiberglass layer is a padding-like layer. Circuitry wiring pushes through the woven first fiberglass layer before extending out through the opening in the housing. The first fiberglass layer is tucked in and around the electrical circuit and adheres to the inside of the housing by attaching to the potting material while it hardens. In a preferred embodiment, the electrical circuit in combination with the insulation material is used within a transient voltage surge suppression device.Type: GrantFiled: August 8, 2008Date of Patent: January 31, 2012Assignee: Surge Suppression IncorporatedInventors: Ronald Hotchkiss, Richard Hotchkiss, Jr., Ricky Fussell, Andrea Haa
-
Patent number: 8106521Abstract: In a semiconductor device mounted structure in which device electrodes of a semiconductor device and board electrodes of a board are connected to each other via bump electrodes, respectively, and in which a sealing-bonding resin is placed between the semiconductor device and the board, a void portion is placed at a position corresponding to an edge portion of the semiconductor device in the sealing-bonding resin. Thus, stress loads generated at corner portions of the semiconductor device due to board flexures for differences in thermal expansion and thermal contraction among the individual members caused by heating and cooling during mounting of the semiconductor device, as well as for mechanical loads after the mounting process, can be absorbed by the void portion and thereby reduced, so that breakdown of the semiconductor device mounted structure is prevented.Type: GrantFiled: October 16, 2007Date of Patent: January 31, 2012Assignee: Panasonic CorporationInventors: Teppei Iwase, Yoshihiro Tomura, Kazuhiro Nobori
-
Patent number: 8093699Abstract: A circuit device in which highly reliable sealing with a resin can be achieved is provided. A semiconductor chip is provided on one surface of an insulating resin film and a conductive layer that is electrically connected to the semiconductor chip is provided on another surface of the insulating resin film. A solder ball (electrode) for the connection to a circuit board is provided on the conductive layer. An insulating resin layer is further provided between the conductive layer and the circuit board to embed the electrode therein. In this manner, the circuit device is formed. A side face of the semiconductor chip is covered with the insulating resin film.Type: GrantFiled: December 22, 2005Date of Patent: January 10, 2012Assignee: Sanyo Electric Co., Ltd.Inventors: Yasuhiro Kohara, Ryosuke Usui, Hideki Mizuhara, Yasunori Inoue
-
Patent number: 8093730Abstract: An apparatus and method may be used for packaging a semiconductor die and a carrier substrate to substantially prevent trapped moisture therebetween and provide a robust, inflexible cost-effective bond. The semiconductor die is attached to the carrier substrate with a plurality of discrete adhesive elements so as to provide a gap or standoff therebetween. Wire bonds may then be formed between bond pads on the semiconductor die to conductive pads or terminals on the carrier substrate. With this arrangement, a dielectric filler material is disposed in the gap or standoff to form a permanent bonding agent between the semiconductor die and the carrier substrate. By applying the dielectric filler material after forming the wire bonds, the dielectric filler material coats at least a portion of the wire bonds to stabilize the wire bonds and prevent wire sweep in an encapsulation process, such as transfer molding, performed thereafter.Type: GrantFiled: October 25, 2006Date of Patent: January 10, 2012Assignee: Micron Technology, Inc.Inventors: Frank L. Hall, Cary J. Baerlocher
-
Publication number: 20110309531Abstract: A substrate on which a plurality of epoxy over molded integrated circuit dies are formed includes a beam formed on the substrate for providing stiffness to the substrate. The beam includes structure having a cross-sectional shape, for example, substantially in the shape of a trapezoid, “T” or “L”, and may be formed on the top or bottom surface of the substrate.Type: ApplicationFiled: August 29, 2011Publication date: December 22, 2011Applicant: TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS, INC.Inventor: ROBERT S. STRICKLIN
-
Patent number: 8072085Abstract: A semiconductor device with a plastic package molding compound, a semiconductor chip and a leadframe is disclosed. In one embodiment, the semiconductor chip is embedded in a plastic package molding compound. The upper side of the semiconductor chip and the plastic package molding compound are arranged on a leadframe. Arranged between the leadframe and the plastic package molding compound with the semiconductor chip is an elastic adhesive layer for the mechanical decoupling of an upper region from a lower region of the semiconductor device.Type: GrantFiled: October 25, 2004Date of Patent: December 6, 2011Assignee: Qimonda AGInventors: Wolfgang Hetzel, Jochen Thomas
-
Patent number: 8053878Abstract: A substrate including therein a plurality of conductor layers laminated via insulating layers, the substrate mounting at least one semiconductor integrated circuit, wherein the substrate includes a first electrode terminal connected to the semiconductor integrated circuit, a second electrode terminal connected to a terminal on an upper substrate arranged in a layer over the substrate, and on at least part of the perimeter of the first and second electrode terminals, a third electrode terminal located outside the outer edge of the upper substrate.Type: GrantFiled: November 8, 2007Date of Patent: November 8, 2011Assignee: Panasonic CorporationInventors: Hiroki Iwamura, Naoto Ozawa, Hiroshi Hirai
-
Patent number: 8043894Abstract: An integrated circuit package system includes forming a first external interconnect having both a first side and a second side that is an opposing side to the first side; forming a first encapsulation around a first integrated circuit and the first external interconnect with the first side, the second side, and the first active side of the first integrated circuit exposed; forming a planar interconnect between the first active side and the second side; forming a second encapsulation covering the planar interconnect and the first active side; connecting a second integrated circuit over the first integrated circuit and the first side; and forming a top encapsulation over the second integrated circuit.Type: GrantFiled: August 26, 2008Date of Patent: October 25, 2011Assignee: Stats Chippac Ltd.Inventors: Lionel Chien Hui Tay, Zigmund Ramirez Camacho, Henry Descalzo Bathan
-
Patent number: 8018077Abstract: There are many inventions described and illustrated herein. In one aspect, the present invention is directed to a technique of fabricating or manufacturing MEMS having mechanical structures that operate in controlled or predetermined mechanical damping environments. In this regard, the present invention encapsulates the mechanical structures within a chamber, prior to final packaging and/or completion of the MEMS. The environment within the chamber containing and/or housing the mechanical structures provides the predetermined, desired and/or selected mechanical damping. The parameters of the encapsulated fluid (for example, the gas pressure) in which the mechanical structures are to operate are controlled, selected and/or designed to provide a desired and/or predetermined operating environment.Type: GrantFiled: March 13, 2009Date of Patent: September 13, 2011Assignee: Robert Bosch GmbHInventors: Aaron Partridge, Markus Lutz, Silvia Kronmueller
-
Patent number: 8013435Abstract: A semiconductor module includes a base plate, at least one semiconductor chip mounted on the base plate, a case fixed to the base plate and surrounding the at least one semiconductor chip, an electrically insulating gel layer covering the at least one semiconductor chip, a thermosetting resin layer formed on top of the gel layer, and a lid formed on top of the thermosetting resin layer. The lid comprises a lid-extension, which defines a lid-opening. The lid-opening extends through the thermosetting resin layer to the gel layer and allows gel of the gel layer to expand into the lid-opening.Type: GrantFiled: January 19, 2010Date of Patent: September 6, 2011Assignee: ABB Technology AGInventors: Dominik Truessel, Daniel Schneider
-
Patent number: 8008787Abstract: An integrated circuit package system includes: mounting an integrated circuit die over a carrier; attaching a delamination prevention structure over the integrated circuit die; and encapsulating the delamination prevention structure and the integrated circuit die.Type: GrantFiled: September 18, 2007Date of Patent: August 30, 2011Assignee: Stats Chippac Ltd.Inventors: DongSam Park, A Leam Choi, Keon Teak Kang
-
Patent number: 8004075Abstract: Use of Pb-free solder has become essential due to the environmental problem. A power module is formed by soldering substrates with large areas. It is known that in Sn-3Ag-0.5Cu which hardly creeps and deforms with respect to large deformation followed by warpage of the substrate, life is significantly shortened with respect to the temperature cycle test, and the conventional module structure is in the situation having difficulty in securing high reliability. Thus, the present invention has an object to select compositions from which increase in life can be expected at a low strain rate. In Sn solder, by doping In by 3 to 7% and Ag by 2 to 4.5%, the effect of delaying crack development at a low strain rate is found out, and as a representative composition stable at a high temperature, Sn-3Ag-0.5Cu-5In is selected. Further, for enhancement of reliability, a method for partially coating a solder end portion with a resin is shown.Type: GrantFiled: April 24, 2007Date of Patent: August 23, 2011Assignee: Hitachi, Ltd.Inventors: Tasao Soga, Daisuke Kawase, Kazuhiro Suzuki, Eiichi Morisaki, Katsuaki Saito, Hanae Shimokawa
-
Patent number: 8004089Abstract: On the lower surface of a semiconductor construct having an external connection electrode, there are formed an insulating film having a planar size greater than that of the semiconductor construct, and a metal layer and a mask metal layer having a connection pad portion in which a first opening corresponding to the external connection electrode is formed. A laser beam is applied using the mask metal layer as a mask, and a second opening is thereby formed in a part of the insulating film corresponding to the external connection electrode. Then, a connection conductor is formed to connect a wiring line to the external connection electrode via the second opening of the insulating film.Type: GrantFiled: January 26, 2009Date of Patent: August 23, 2011Assignee: Casio Computer Co., Ltd.Inventor: Hiroyasu Jobetto
-
Publication number: 20110198627Abstract: The invention relates to an organic optoelectronic device, such as a display, lighting or signalling device, that is protected from the ambient air by a sealed encapsulation in the form of a thin film, and to a method for encapsulating such a device. An optoelectronic device (1) according to the invention is coated with a sealed multi-layer encapsulation structure (20) comprising alternating inorganic layers (21a to 26a) and organic layers (21b to 25b). According to the invention, the device is such that at least one of said organic layers consists of a crosslinked adhesive film (21b to 25b) based on a glue that can be crosslinked thermally or by electromagnetic radiation, the or each adhesive film having a thickness uniformly lower than 200 n, said thickness being obtained by passing the film, which is deposited and not yet cross-linked, through a vacuum, such that the total thickness of the encapsulation structure is minimised.Type: ApplicationFiled: September 23, 2009Publication date: August 18, 2011Inventors: Tony Maindron, Christophe Prat
-
Patent number: 7994647Abstract: A method of forming a semiconductor package with smooth edges, and a semiconductor package formed thereby is disclosed. In embodiments, after encapsulation, the semiconductor packages may be at least partially singulated from the panel by making one or more cuts through the panel to define one or more edges of the semiconductor package. The one or more edges may be smoothed by applying a laminate to the edges. The edges receiving the laminate may include any edge between a top and bottom surface of the package.Type: GrantFiled: October 11, 2010Date of Patent: August 9, 2011Assignee: SanDisk Technologies Inc.Inventors: Ong King Hoo, Java Zhu, Ning Ye, Hem Takiar
-
Patent number: 7989269Abstract: A semiconductor device is made by mounting a first semiconductor die to a first substrate, forming a first encapsulant over the first semiconductor die, and forming a second encapsulant over the first encapsulant. The second encapsulant is penetrable, thermally conductive material. A second semiconductor die is mounted to the second substrate. A bond wire electrically connects the second semiconductor die to the second substrate. A passive circuit element is mounted to the second substrate. Leading with the second encapsulant, the first substrate is pressed onto the second substrate so that the second encapsulant completely covers the second semiconductor die, bond wire, and passive circuit element. The second encapsulant is then cured. A third encapsulant is formed over the first and second substrates. A shield can be disposed over the second semiconductor die with openings for the second encapsulant to flow through when pressed onto the second substrate.Type: GrantFiled: March 13, 2008Date of Patent: August 2, 2011Assignee: STATS ChipPAC, Ltd.Inventors: Byung Tai Do, Seng Guan Chow, Heap Hoe Kuan, Linda Pei Ee Chua, Rui Huang
-
Patent number: 7986050Abstract: The present invention relates to an epoxy resin composition for optical semiconductor element encapsulation, the epoxy resin composition including following components (A) to (C): (A) an epoxy resin represented by the following structural formula (1): in which n is a positive number, (B) an epoxy resin except for the epoxy resin represented by the structural formula (1), and (C) a curing agent.Type: GrantFiled: July 27, 2009Date of Patent: July 26, 2011Assignee: Nitto Denko CorporationInventors: Shinya Ota, Kazuhiro Fuke, Chisato Goto, Hisataka Ito, Takashi Taniguchi, Kazuhiko Yoshida, Masao Gunji, Seigou Takuwa
-
Patent number: 7985628Abstract: An integrated circuit package system includes: mounting a device structure over a package carrier; connecting an internal interconnect between the device structure and the package carrier; forming an interconnect lock over the internal interconnect over the device structure with interconnect lock exposing the device structure; and forming a package encapsulation adjacent to the interconnect lock and over the package carrier.Type: GrantFiled: December 12, 2007Date of Patent: July 26, 2011Assignee: Stats Chippac Ltd.Inventors: Heap Hoe Kuan, Seng Guan Chow, Linda Pei Ee Chua, Dioscoro A. Merilo
-
Patent number: 7982319Abstract: A semiconductor device comprises a wiring substrate including a wiring pattern; a semiconductor chip installed on the wiring substrate, including a plurality of pads formed on a surface of the semiconductor chip, which opposes the wiring substrate; a first resin layer covering over a part of the wiring pattern within a region of overlapping the semiconductor chip; and a second resin layer installed between the semiconductor chip and the first resin layer. The pads are oppose to and coupled with a part of the wiring pattern exposed over the first resin layer; and the linear expansion coefficient of the wiring substrate is larger than that of the semiconductor chip, the elastic modulus of the wiring substrate is lower than that of the semiconductor chip and the linear expansion coefficient of the first resin layer is larger than that of the second resin layer. The elastic modulus of the first resin layer is lower than that of the second resin layer.Type: GrantFiled: December 14, 2009Date of Patent: July 19, 2011Assignee: Seiko Epson CorporationInventor: Yoshiharu Ogata
-
Patent number: 7969023Abstract: An integrated circuit package in package system includes: providing a substrate with a first wire-bonded die mounted thereover, and connected to the substrate with bond wires; mounting a triple film spacer above the first wire-bonded die, the triple film spacer having fillers in a first film and in a third film, and having a second film separating the first film and the third film, and the bond wires connecting the first wire-bonded die to the substrate are embedded in the first film; and encapsulating the first wire-bonded die, the bond wires, and the triple film spacer with an encapsulation.Type: GrantFiled: June 19, 2008Date of Patent: June 28, 2011Assignee: Stats Chippac Ltd.Inventors: Taeg Ki Lim, JaEun Yun, Byung Joon Han
-
Publication number: 20110149463Abstract: A rectifier comprising at least two wafers hermetically sealed within a first dielectric layer and connected to an input and an output, the rectifier further comprising a second dielectric layer overlying the first layer.Type: ApplicationFiled: December 15, 2008Publication date: June 23, 2011Applicant: ARORA GMBHInventors: Jonathan Redecen-Dibble, Stephen Boorer
-
Patent number: 7964954Abstract: An integrated circuit having a semiconductor sensor device including a sensor housing partly filled with a rubber-elastic composition is disclosed. One embodiment has a sensor chip with sensor region arranged in the interior of the housing. The sensor housing has an opening to the surroundings which is arranged in such a way that the sensor region faces the opening. The sensor chip is embedded into a rubber-elastic composition on all sides in the interior of the housing. The sensor housing has a sandwich-like framework having three regions arranged one above another, including an intermediate region with the rubber-elastic composition.Type: GrantFiled: March 19, 2007Date of Patent: June 21, 2011Assignee: Infineon Technologies AGInventor: Jean Schmitt
-
Patent number: 7956451Abstract: A semiconductor device package comprises a container having a base and side walls of an electrically insulating material. A semiconductor device chip is disposed on the base, and a lead frame extends through the side walls. At least one electrical conductor couples the lead frame to the chip. A first layer of an electrically insulating cured gel covers the chip and the lead frame, and a second layer of an electrically insulating cured gel covers at least the portion of the first layer that covers the chip, but does not extend to the side walls. In one embodiment, the second layer has the shape of a dome. In a preferred embodiment the gel comprises silicone. In another embodiment a third layer of conformal insulating material is disposed on the second layer and essentially fills the container. Also is described is a method of making the package for use with RFLDMOS chips.Type: GrantFiled: December 18, 2004Date of Patent: June 7, 2011Assignee: Agere Systems Inc.Inventors: Patrick Joseph Carberry, Jeffery John Gilbert, George John Libricz, Jr., Ralph Salvatore Moyer
-
Patent number: 7952196Abstract: An interconnect assembly for use in high frequency applications includes an interconnect structure, a plurality of electronic die disposed on the interconnect structure, and an encapsulant at least partially surrounding the plurality of electronic die. The interconnect structure includes a plurality of layers. The interconnect assembly further includes a thermal management layer disposed within a portion of the encapsulant and proximate to the plurality of electronic die and a controlled impedance interconnect connected to the interconnect structure and extending to a peripheral surface of the interconnect assembly.Type: GrantFiled: April 21, 2008Date of Patent: May 31, 2011Assignee: Lockheed Martin CorporationInventors: Joseph Alfred Iannotti, Kevin Matthew Durocher, Christopher James Kapusta
-
Patent number: 7948095Abstract: The present invention relates to semiconductor devices comprising two or more dies stacked vertically on top of one another, and methods of making the semiconductor devices. The methods may comprise a combination of wafer-level through silicon interconnect fabrication and wafer-level assembly processes.Type: GrantFiled: February 11, 2009Date of Patent: May 24, 2011Assignee: United Test and Assembly Center Ltd.Inventors: Catherine Bee Liang Ng, Chin Hock Toh, Anthony Yi-Sheng Sun
-
Patent number: 7948065Abstract: A system and method is disclosed for providing an integrated circuit that has increased radiation hardness and reliability. A device active area of an integrated circuit is provided and a layer of radiation resistant material is applied to the device active area of the integrated circuit. In one advantageous embodiment the radiation resistant material is silicon carbide. In another advantageous embodiment a passivation layer is placed between the device active area and the layer of radiation resistant material. The integrated circuit of the present invention exhibits minimal sensitivity to (1) enhanced low dose rate sensitivity (ELDRS) effects of radiation, and (2) pre-irradiation elevated temperature stress (PETS) effects of radiation.Type: GrantFiled: November 9, 2009Date of Patent: May 24, 2011Assignee: National Semiconductor CorporationInventor: Michael C. Maher
-
Publication number: 20110079929Abstract: The present invention relates to a kit for optical semiconductor encapsulation including a liquid first encapsulating material containing inorganic particles and a liquid second encapsulating material containing a phosphor; a kit for optical semiconductor encapsulation including a sheet-shaped first encapsulating material containing inorganic particles and a liquid second encapsulating material containing a phosphor; and a kit for optical semiconductor encapsulation including a liquid first encapsulating material containing inorganic particles and a sheet-shaped second encapsulating material containing a phosphor.Type: ApplicationFiled: October 6, 2010Publication date: April 7, 2011Applicant: NITTO DENKO CORPORATIONInventors: Hirokazu MATSUDA, Koji AKAZAWA, Kazuya FUJIOKA
-
Patent number: 7915739Abstract: The method comprises the following steps: the substrate in the form of a one-piece basic substrate (4) is prepatterned into regions corresponding to future modules, pads of the semiconductor chip (1) are then contact-connected in predetermined regions of a first area of the basic substrate (4) and on the top side (12) of the prepatterned basic substrate (4) and on one area side of the semiconductor chip (1) a first adhesive layer (16) is applied, a second adhesive layer (17) is subsequently applied to the other area side of the semiconductor chip (1), and a curing of the adhesive layers (16, 17) and a final patterning of the metallic basic substrate (4) are then effected.Type: GrantFiled: February 17, 2006Date of Patent: March 29, 2011Assignee: Assa Abloy ABInventors: Manfred Michalk, Sabine Nieland, Martin Michalk
-
Patent number: 7915746Abstract: A semiconductor wafer has a substrate, and a plurality of active areas formed on the substrate. Integrated circuits are formed in the active areas. The semiconductor wafer also has dicing areas formed between the adjacent active areas. A seal ring is formed along the edge (periphery) of each active area. The semiconductor wafer also has interconnects formed closely to the inside of the seal ring. A protective layer covers the active areas. A protective film is formed on the protective layer at the locations of the active areas. The semiconductor wafer also has another interconnects formed on the protective film for electrical connection to the integrated circuits. Preferably, when the aspect ratio of a groove formed in the protective layer between the seal ring and the interconnect is 0.5 or more, this groove is covered with the protective film.Type: GrantFiled: May 26, 2006Date of Patent: March 29, 2011Assignee: Oki Semiconductor Co., Ltd.Inventor: Takashi Ohsumi
-
Patent number: 7915630Abstract: A light-emitting device which includes a semiconductor light-emitting element, and a plurality of plate-like wavelength conversion members which are disposed to face the semiconductor light-emitting element and are inclined with respect to the optical axis of excitation light emitted from the semiconductor light-emitting element, the plate-like wavelength conversion members containing respectively a fluorescent material which is capable of absorbing the excitation light and outputting light having a different wavelength from that of the excitation light, and the plate-like wavelength conversion members as a whole emitting visible light.Type: GrantFiled: March 23, 2009Date of Patent: March 29, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Yasushi Hattori, Shinji Saito, Shinya Nunoue, Eiji Muramoto, Koichi Tachibana, Saori Abe, Jongil Hwang, Maki Sugai
-
Patent number: 7906860Abstract: A semiconductor device is disclosed. One embodiment provides an arrangement of a plurality of semiconductor chips arranged side by side in a spaced apart relationship. A first material fills at least partly the spacings between adjacent semiconductor chips. A second material is arranged over the semiconductor chips and the first material. A coefficient of thermal expansion of the first material is selected to adapt the lateral thermal expansion of the arrangement in a plane intersecting the first material and the semiconductor chips to the lateral thermal expansion of the arrangement in a plane intersecting the second material.Type: GrantFiled: October 26, 2007Date of Patent: March 15, 2011Assignee: Infineon Technologies AGInventors: Thorsten Meyer, Markus Brunnbauer, Marcus Kastner, Stephan Bradl
-
Patent number: 7906855Abstract: In accordance with the present invention, there is provided multiple embodiments of a semiconductor package including two or more semiconductor dies which are electrically connected to an underlying substrate through the use of conductive wires, some of which may be fully or partially encapsulated by an adhesive or insulating layer of the package. In a basic embodiment of the present invention, the semiconductor package comprises a substrate having a conductive pattern disposed thereon. Electrically connected to the conductive pattern of the substrate are first and second semiconductor dies. The first semiconductor die and a portion of the substrate are covered by an adhesive layer. The second semiconductor die, the adhesive layer and a portion of the substrate are in turn covered by a package body of the semiconductor package.Type: GrantFiled: April 12, 2010Date of Patent: March 15, 2011Assignee: Amkor Technology, Inc.Inventors: Yoon Joo Kim, In Tae Kim, Ji Young Chung, Bong Chan Kim, Do Hyung Kim, Sung Chul Ha, Sung Min Lee, Jae Kyu Song
-
Patent number: 7898037Abstract: A semiconductor structure and methods of forming the same are provided. The semiconductor structure includes a semiconductor substrate; a first inter-layer dielectric (ILD) over the semiconductor substrate; a contact extending from a top surface of the first ILD into the first ILD; a second ILD over the first ILD; a bottom inter-metal dielectric (IMD) over the second ILD; and a dual damascene structure comprising a metal line in the IMD and a via in the second ILD, wherein the via is connected to the contact.Type: GrantFiled: August 2, 2007Date of Patent: March 1, 2011Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Harry Chuang, Kong-Beng Thei, Mong Song Liang, Jung-Hui Kao, Sheng-Chen Chung, Chung Long Cheng, Shun-Jang Liao
-
Patent number: 7888188Abstract: Microelectronic devices and methods for manufacturing microelectronic devices are disclosed herein. In one embodiment, a device includes a support member and a flexed microelectronic die mounted to the support member. The flexed microelectronic die has a plurality of terminals electrically coupled to the support member and an integrated circuit operably coupled to the terminals. The die can be a processor, memory, imager, or other suitable die. The support member can be a lead frame, a plurality of electrically conductive leads, and/or an interposer substrate.Type: GrantFiled: November 18, 2009Date of Patent: February 15, 2011Assignee: Micron Technology, Inc.Inventors: Tongbi Jiang, Zhong-Yi Xia, Sandhya Sandireddy
-
Patent number: 7888809Abstract: A semiconductor device including a substrate, a semiconductor chip mounted on the substrate, and an encapsulation resin encapsulating the semiconductor chip, wherein the encapsulation resin contains a first resin region composed of a first resin composition, a second resin region composed of a second resin composition, and a mixed layer formed between the first resin region and the second resin region so as to have the first resin composition and the second resin composition mixed therein is provided.Type: GrantFiled: October 22, 2009Date of Patent: February 15, 2011Assignee: Renesas Electronics CorporationInventors: Yuichi Miyagawa, Takamitsu Noda, Hiroyasu Miyamoto, Jun Tsukano
-
Patent number: 7879713Abstract: A mounting method of a semiconductor element whereby the semiconductor element is mounted on a wiring board via an outside connection projection electrode not containing lead (Pb), the mounting method includes a step of applying a reflow heating process for connecting the outside connection projection electrode of the semiconductor element and the wiring board and then cooling the connected semiconductor element and wiring board at a cooling rate equal to and lower than 0.5° C./s.Type: GrantFiled: January 17, 2007Date of Patent: February 1, 2011Assignee: Fujitsu Semiconductor LimitedInventors: Joji Fujimori, Seiki Sakuyama, Toshiya Akamatsu
-
Patent number: 7868471Abstract: An integrated circuit package-in-package system includes: forming an integrated circuit package system including: connecting a first integrated circuit die and a lead, and forming an inner encapsulation covering the first integrated circuit die and a portion of the lead; mounting a second integrated circuit die to the integrated circuit package system; connecting the second integrated circuit die and the lead; and forming a package encapsulation covering the integrated circuit package system and the second integrated circuit die with the lead exposed.Type: GrantFiled: September 13, 2007Date of Patent: January 11, 2011Assignee: Stats Chippac Ltd.Inventors: Zigmund Ramirez Camacho, Arnel Trasporto, Jeffrey D. Punzalan, Abelardo Hadap Advincula, Jr.
-
Patent number: 7868443Abstract: A vertical stack type multi-chip package is provided having improved reliability by increasing the grounding performance and preventing the decrease in reliability of the multi-chip package from moisture penetration into a lower semiconductor chip. The vertical stack type multi-chip package comprises an organic substrate having a printed circuit pattern on which a semiconductor chip is mounted. A first semiconductor chip is mounted on a die bonding region of the organic substrate and is electrically connected to the organic substrate through a first wire. A metal stiffener is formed on the first semiconductor chip and connected to the organic substrate by a first ground unit around the first semiconductor chip. An encapsulant is used to seal the first semiconductor chip below the metal stiffener. A second semiconductor chip, which is larger in size than that the first semiconductor chip, is mounted on the metal stiffener and connected by a second ground unit.Type: GrantFiled: October 22, 2009Date of Patent: January 11, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Heung-kyu Kwon, Tae-hun Kim, Su-chang Lee
-
Patent number: 7863109Abstract: A method of manufacture of an integrated circuit packaging system includes: providing an inner stacking module die; encapsulating the inner stacking module die with an inner stacking module encapsulation to form an inner stacking module, the inner stacking module encapsulation having an inner stacking module protrusion having a planar protrusion surface; and encapsulating at least part of the inner stacking module encapsulation with an encapsulation having a flat top coplanar with the planar protrusion surface or fully encapsulating the inner stacking module encapsulation.Type: GrantFiled: December 5, 2008Date of Patent: January 4, 2011Assignee: Stats Chippac Ltd.Inventors: Seng Guan Chow, Rui Huang, Heap Hoe Kuan
-
Semiconductor device, method for manufacturing the same, and semiconductor device mounting structure
Patent number: 7851904Abstract: A semiconductor device of the present invention includes: a wiring board 4 in which a conductive wiring 6 is formed on an insulating substrate 5 having an opening 5a; a semiconductor element 2 that has a circuit forming region 2a and an electrode pad 3, and is mounted on the wiring board with the circuit forming region facing the opening, the electrode pad being connected electrically to the conductive wiring via a protruding electrode 3a; a sealing resin 7 that covers the connected portion between the electrode pad and the conductive wiring; a heat dissipating member 9 that is disposed so as to have a portion facing the opening; and a filling material 8 that has a heat conductivity higher than that of the sealing resin, and is filled into the opening, so as to be in contact with the circuit forming region of the semiconductor element and the heat dissipating member. Even when the wiring board has a small area, heat dissipation efficiency can be ensured, and low cost manufacture can be achieved.Type: GrantFiled: December 5, 2007Date of Patent: December 14, 2010Assignee: Panasonic CorporationInventors: Yukihiro Kozaka, Yoshifumi Nakamura, Michinari Tetani -
Patent number: 7842385Abstract: A coated nano particle and an electronic device using the composite nano particle as an illuminator are provided. The composite nano particle includes a nano particle receiving light and emitting light; and a coating material formed on a surface of the nano particle and having an index of refraction different from that of the nano particle. The coated nano particle is made by coating a surface of the nano particle with a material having an index of refraction, which has an intermediate value between an index of refraction of a matrix and an index of refraction of the nano particle as an illuminator, with a predetermined thickness. The light emitted from the nano particle is efficiently transferred to the outside as the light reflected from the matrix and absorbed by the nano particle is suppressed. Therefore, a luminous efficiency of the illuminator is improved, and an electronic device using the illuminator is provided.Type: GrantFiled: May 16, 2006Date of Patent: November 30, 2010Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Eun-joo Jang, Shin-ae Jun