Having Multilayers, E.g., Comprising Barrier Layer And Metal Layer (epo) Patents (Class 257/E21.021)
-
Gettering/stop layer for prevention of reduction of insulating oxide in metal-insulator-metal device
Patent number: 8093698Abstract: An electronic device includes a first electrode, a second electrode and an insulating layer between the first and second electrodes, which insulating layer may be susceptible to reduction by H2. A gettering layer is provided on and in contact with the first electrode, the gettering layer acting as a protective layer for substantially avoiding reduction of the insulating layer by capturing and immobilizing H2. A glue layer may be provided between the gettering layer and first electrode. An additional gettering layer may be provided on and in contact with the second electrode, and a glue layer may be provided between the second electrode and additional gettering layer.Type: GrantFiled: December 5, 2006Date of Patent: January 10, 2012Assignee: Spansion LLCInventors: Manuj Rathor, Matthew Buynoski, Joffre F. Bernard, Steven Avanzino, Suzette K. Pangrle -
Patent number: 8034709Abstract: Provided is a method for forming a composite barrier layer with superior barrier qualities and superior adhesion properties to both dielectric materials and conductive materials as the composite barrier layer extends throughout the semiconductor device. The composite barrier layer may be formed in regions where it is disposed between two conductive layers and in regions where it is disposed between a conductive layer and a dielectric material. The composite barrier layer may consist of various pluralities of layers and the arrangement of layers that form the composite barrier layer may differ as the barrier layer extends throughout different sections of the device. Amorphous layers of the composite barrier layer generally form boundaries with dielectric materials and crystalline layers generally form boundaries with conductive materials such as interconnect materials.Type: GrantFiled: October 10, 2008Date of Patent: October 11, 2011Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Cheng-Lin Huang, Ching-Hua Hsieh, Hsien-Ming Lee, Shing-Chyang Pan, Chao-Hsien Peng, Li-Lin Su, Jing-Cheng Lin, Shao-Lin Shue, Mong-Song Liang
-
Patent number: 8030772Abstract: Devices are presented including: a substrate including a dielectric region and a conductive region; a molecular self-assembled layer selectively formed on the dielectric region; and a capping layer formed on the conductive region, where the capping layer is an electrically conductive material such as: an alloy of cobalt and boron material, an alloy of cobalt, tungsten, and phosphorous material, an alloy of nickel, molybdenum, and phosphorous. In some embodiments, devices are presented where the molecular self-assembled layer includes one or more of a polyelectrolyte, a dendrimer, a hyper-branched polymer, a polymer brush, a block co-polymer, and a silane-based material where the silane-based material includes one or more hydrolysable substituents of a general formula RnSiX4-n, where R is: an alkyl, a substituted alkyl, a fluoroalkyl, an aryl, a substituted aryl, and a fluoroaryl, and where X is: a halo, an alkoxy, an aryloxy, an amino, an octadecyltrichlorosilane, and an aminopropyltrimethoxysilane.Type: GrantFiled: May 20, 2008Date of Patent: October 4, 2011Assignee: Intermolecular, Inc.Inventors: David E. Lazovsky, Sandra G. Malhotra, Thomas R. Boussie
-
Patent number: 8008161Abstract: A method for fabricating a capacitor arrangement which includes at least three electrodes is described. The capacitor arrangement is fabricated using a number of lithography methods that is smaller than the number of electrodes. A capacitor arrangement extending over more than two or more interlayers between metallization layers has a high capacitance per unit area and can be fabricated in a simple way is also described. The circuit arrangement has a high capacitance per unit area and can be fabricated in a simple way. An electrode layer is first patterned using a dry-etching process and residues of the electrode layer are removed using a wet-chemical process, making it possible to fabricate capacitors with excellent electrical properties.Type: GrantFiled: June 20, 2005Date of Patent: August 30, 2011Assignee: Infineon Technologies AGInventors: Jens Bachmann, Bernd Föste, Klaus Goller, Jakob Kriz
-
Patent number: 8004082Abstract: It is an object of the present invention to provide a technology for forming an ULSI fine copper wiring by a simpler method. An electronic component in which a thin alloy film of tungsten and a noble metal used as a barrier-seed layer for an ULSI fine copper wiring is formed on a base material, wherein the thin alloy film has a composition comprising tungsten at a ratio equal to or greater than 60 at. % and the noble metal at a ratio of equal to or greater than 5 at. % and equal to or less than 40 at. %. The noble metal is preferably one or more kinds of metals selected from the group consisting of platinum, gold, silver and palladium.Type: GrantFiled: February 19, 2009Date of Patent: August 23, 2011Assignee: Nippon Mining & Metals Co., Ltd.Inventors: Junnosuke Sekiguchi, Toru Imori
-
Patent number: 8003479Abstract: Some embodiments of the invention include thin film capacitors formed on a package substrate of an integrated circuit package. At least one of the film capacitors includes a first electrode layer, a second electrode layer, and a dielectric layer between the first and second electrode layers. Each of the first and second electrode layers and the dielectric layer is formed individually and directly on the package substrate. Other embodiments are described and claimed.Type: GrantFiled: March 27, 2006Date of Patent: August 23, 2011Assignee: Intel CorporationInventors: Islam A. Salama, Yongki Min
-
Patent number: 7989362Abstract: Electronic apparatus and methods of forming the electronic apparatus include a hafnium lanthanide oxynitride film on a substrate for use in a variety of electronic systems. The hafnium lanthanide oxynitride film may be structured as one or more monolayers. Metal electrodes may be disposed on a dielectric containing a hafnium lanthanide oxynitride film.Type: GrantFiled: July 20, 2009Date of Patent: August 2, 2011Assignee: Micron Technology, Inc.Inventors: Leonard Forbes, Kie Y. Ahn, Arup Bhattacharyya
-
Patent number: 7968436Abstract: Copper diffusion barrier films having low dielectric constants are suitable for a variety of copper/inter-metal dielectric integration schemes. Copper diffusion barrier films in accordance with the invention are composed of one or more layers of silicon carbide, at least one of the silicon carbide layers having a composition of at least 40% carbon (C), for example, between about 45 and 60% carbon (C). The films' high carbon-content layer will have a composition wherein the ratio of C to Si is greater than 2:1; or >3:1; or >4:1; or >5.1. The high carbon-content copper diffusion barrier films have a reduced effective k relative to conventional barrier materials.Type: GrantFiled: July 2, 2009Date of Patent: June 28, 2011Assignee: Novellus Systems, Inc.Inventors: Yongsik Yu, Karen Billington, Xingyuan Tang, Haiying Fu, Michael Carris, William Crew
-
Patent number: 7939872Abstract: A multi-dielectric film including at least one first dielectric film that is a composite film made of zirconium-hafnium-oxide and at least one second dielectric film that is a metal oxide film made of amorphous metal oxide. Adjacent ones of the dielectric films are made of different materials.Type: GrantFiled: March 28, 2008Date of Patent: May 10, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-Cheol Lee, Sang-Yeol Kang, Ki-Vin Lim, Hoon-Sang Choi, Eun-Ae Chung
-
Patent number: 7928479Abstract: A ferroelectric capacitor is formed over a semiconductor substrate (10), and thereafter, interlayer insulating films (48, 50, 52) covering the ferroelectric capacitor are formed. Next, a contact hole (54) reaching a top electrode (40) is formed in the interlayer insulating films (48, 50, 52). Next, a wiring (58) electrically connected to the top electrode (40) through the contact hole (54) is formed on the interlayer insulating films (48, 50, 52). At the time of forming the top electrode (40), conductive oxide films (40a, 40b) are formed, and then a cap film (40c) composed of a noble metal exhibiting less catalytic action than Pt and having a thickness of 150 nm or less is formed on the conductive oxide films (40a, 40b).Type: GrantFiled: December 17, 2007Date of Patent: April 19, 2011Assignee: Fujitsu Semiconductor LimitedInventor: Wensheng Wang
-
Patent number: 7897507Abstract: A microelectronic topography includes a dielectric layer (DL) with a surface higher than an adjacent bulk metal feature (BMF) and further includes a barrier layer (BL) upon the BMF and extending higher than the DL. Another microelectronic topography includes a BL with a metal-oxide layer having a metal element concentration which is disproportionate relative to concentrations of the element within metal alloy layers on either side of the metal-oxide layer. A method includes forming a BL upon a BMF such that portions of a first DL adjacent to the BMF are exposed, selectively depositing a second DL upon the BL, cleaning the topography thereafter, and blanket depositing a third DL upon the cleaned topography. Another method includes polishing a microelectronic topography such that a metallization layer is coplanar with a DL and further includes spraying a deionized water based fluid upon the polished topography to remove debris from the DL.Type: GrantFiled: March 8, 2010Date of Patent: March 1, 2011Assignee: Lam Research CorporationInventor: Igor C. Ivanov
-
Patent number: 7867916Abstract: A modified coffee-stain method for producing self-organized line structures and other very fine features that involves disposing a solution puddle on a target substrate, and then controlling the peripheral boundary shape of the puddle using a control structure that contacts the puddle's upper surface. The solution is made up of a fine particle solute dispersed in a liquid solvent wets and becomes pinned to both the target substrate and the control structure. The solvent is then caused to evaporate at a predetermined rate such that a portion of the solute forms a self-organized “coffee-stain” line structure on the target substrate surface that is contacted by the peripheral puddle boundary. The target structure is optionally periodically raised to generate parallel lines that are subsequently processed to form, e.g., TFTs for large-area electronic devices.Type: GrantFiled: June 15, 2009Date of Patent: January 11, 2011Assignee: Palo Alto Research Center IncorporatedInventors: Sanjiv Sambandan, Robert A. Street, Ana Claudia Arias
-
Patent number: 7863609Abstract: A compound semiconductor substrate 10 according to the present invention is comprised of a Group III nitride and has a surface layer 12 containing a chloride of not less than 200×1010 atoms/cm2 and not more than 12000×1010 atoms/cm2 in terms of Cl and an oxide of not less than 3.0 at % and not more than 15.0 at % in terms of O, at a surface. The inventors conducted elaborate research and newly discovered that when the surface layer 12 at the surface of the compound semiconductor substrate 10 contained the chloride of not less than 200×1010 atoms/cm2 and not more than 12000×1010 atoms/cm2 in terms of Cl and the oxide of not less than 3.0 at % and not more than 15.0 at % in terms of O, Si was reduced at an interface between the compound semiconductor substrate 10 and an epitaxial layer 14 formed thereon and, as a result, the electric resistance at the interface was reduced.Type: GrantFiled: April 2, 2010Date of Patent: January 4, 2011Assignee: Sumitomo Electric Industries, Ltd.Inventors: Keiji Ishibashi, Fumitake Nakanishi
-
Publication number: 20100330771Abstract: Structures and methods of forming moisture barrier capacitor on a semiconductor component are disclosed. The capacitor is located on the periphery of a semiconductor chip and includes an inner plate electrically connected to a voltage node, an outer plate with fins for electrically connecting to a different voltage node.Type: ApplicationFiled: September 7, 2010Publication date: December 30, 2010Inventors: Hans-Joachim Barth, Helmut Horst Tews
-
Patent number: 7847384Abstract: A semiconductor package 100 is constructed of a semiconductor chip 110, a sealing resin 106 for sealing this semiconductor chip 110, and wiring 105 formed inside the sealing resin 106. And, the wiring 105 is constructed of pattern wiring 105b connected to the semiconductor chip 110 and also formed so as to be exposed to a lower surface 106b of the sealing resin 106, and a post part 105a formed so as to extend in a thickness direction of the sealing resin 106, the post part in which one end is connected to the pattern wiring 105b and also the other end is formed so as to be exposed to an upper surface 106a of the sealing resin 106.Type: GrantFiled: August 17, 2006Date of Patent: December 7, 2010Assignee: Shinko Electric Industries Co., Ltd.Inventors: Tsuyoshi Kobayashi, Tetsuya Koyama, Takaharu Yamano
-
Patent number: 7847405Abstract: In one aspect of the present invention, a semiconductor device may include an inter-wiring dielectric film in which a wiring trench is formed, a metal wiring layer formed in the wiring trench in the inter-wiring dielectric film, a first barrier layer formed on a side surface of the wiring trench, the first barrier layer being an oxide film made from a metal different from a main constituent metal element in the wiring layer, a second barrier layer formed on a side surface of the wiring layer, the second barrier layer having a Si atom of the metal used in the wiring layer, and a gap formed between the first barrier layer and the second barrier layer.Type: GrantFiled: May 8, 2009Date of Patent: December 7, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Tadayoshi Watanabe, Yumi Hayashi, Takamasa Usui
-
Patent number: 7842604Abstract: The present invention provides a low dielectric constant copper diffusion barrier film composed, at least in part, of boron-doped silicon carbide suitable for use in a semiconductor device and methods for fabricating such a film. The copper diffusion barrier maintains a stable dielectric constant of less than 4.5 in the presence of atmospheric moisture.Type: GrantFiled: May 22, 2007Date of Patent: November 30, 2010Assignee: Novellus Systems, Inc.Inventors: Yongsik Yu, Atul Gupta, Karen Billington, Michael Carris, William Crew, Thomas W. Mountsier
-
Patent number: 7833899Abstract: A multi-layer thick metallization structure for a microelectronic device includes a first barrier layer (111), a first metal layer (112) over the first barrier layer, a first passivation layer (113) over the first metal layer, a via structure (114) extending through the first passivation layer, a second barrier layer (115) over the first passivation layer and in the via structure, a second metal layer (116) over the second barrier layer, and a second passivation layer (117) over the second metal layer and the first passivation layer.Type: GrantFiled: June 20, 2008Date of Patent: November 16, 2010Assignee: Intel CorporationInventor: Kevin J. Lee
-
Patent number: 7825014Abstract: A method for fabricating a semiconductor device includes forming a pattern including a first layer including tungsten, performing a gas flowing process on the pattern in a gas ambience including nitrogen, and forming a second layer over the pattern using a source gas including nitrogen, wherein the purge is performed at a given temperature for a given period of time in a manner that a reaction between the first layer and the nitrogen used when forming the second layer is controlled.Type: GrantFiled: June 30, 2008Date of Patent: November 2, 2010Assignee: Hynix Semiconductor Inc.Inventors: Min-Gyu Sung, Hong-Seon Yang, Tae-Kwon Lee, Won Kim, Kwan-Yong Lim, Seung-Ryong Lee
-
Patent number: 7785977Abstract: A thin film capacitor including a substrate, a capacitor portion having an upper conductor, a lower conductor, and a dielectric thin film, and a resin protective layer for protecting the capacitor portion. A barrier layer is interposed between the capacitor portion and the resin protective layer. The barrier layer includes a crystalline dielectric barrier layer formed in contact with the capacitor portion and having the same composition system as the dielectric thin film, and an amorphous inorganic barrier layer formed on the surface of the crystalline dielectric barrier layer and composed of silicon nitride having non-conductivity. The inorganic barrier layer prevents deterioration in the properties of the dielectric thin film by blocking diffusion of the constituent elements of the inorganic barrier layer toward the capacitor portion.Type: GrantFiled: January 20, 2010Date of Patent: August 31, 2010Assignee: Murata Manufacturing Co., Ltd.Inventors: Masanobu Nomura, Yutaka Takeshima, Atsushi Sakurai
-
Patent number: 7781820Abstract: The semiconductor memory device includes: an interlayer insulating film that is formed on a semiconductor substrate; an insulating film that is formed on the interlayer insulating film and has a cylinder hole; and a capacitor that has an impurity-containing silicon film, a lower metal electrode, a capacitive insulating film and an upper electrode, which are formed so as to cover a bottom and a side of the cylinder hole, wherein the cylinder hole extends through the insulating film so as to expose an end side of the contact plug, the end side facing opposite from the source electrode; and the impurity-containing silicon film has a silicide layer near an interface between the impurity-containing silicon film and the lower metal electrode, the silicide layer being produced by a reaction of impurity-containing silicon included in the impurity-containing silicon film with metal included in the lower metal electrode.Type: GrantFiled: January 22, 2008Date of Patent: August 24, 2010Assignee: Elpida Memory, Inc.Inventor: Shigeru Sugioka
-
Patent number: 7755192Abstract: A copper interconnection structure includes an insulating layer, an interconnection and a barrier layer. The insulating layer includes silicon (element symbol: Si), carbon (element symbol: C), hydrogen (element symbol: H) and oxygen (element symbol: O). The interconnection is located on the insulating layer, and the interconnection includes copper (element symbol: Cu). The barrier layer is located between the insulating layer and the interconnection. The barrier layer includes an additional element, carbon (element symbol: C) and hydrogen (element symbol: H). The barrier layer has atomic concentrations of carbon (element symbol: C) and hydrogen (element symbol: H) maximized in a region of a thickness of the barrier layer where the atomic concentration of the additional element is maximized.Type: GrantFiled: March 24, 2009Date of Patent: July 13, 2010Assignees: Tohoku University, Advanced Interconnect Materials LLCInventors: Junichi Koike, Akihiro Shibatomi
-
Patent number: 7755125Abstract: A semiconductor device includes a ferroelectric capacitor formed above the lower interlevel insulating film covering a MOS transistor formed on a semiconductor substrate, including lamination of a lower electrode, an oxide ferroelectric film, a first upper electrode made of conductive oxide having a stoichiometric composition AOx1 and an actual composition AOx2, a second upper electrode made of conductive oxide having a stoichiometric composition BOy1 and an actual composition BOy2, where y2/y1>x2/x1, and a third upper electrode having a composition containing metal of the platinum group; and a multilayer wiring structure formed above the lower ferroelectric capacitor, and including interlevel insulating films and wirings. Abnormal growth and oxygen vacancies can be prevented which may occur when the upper electrode of the ferroelectric capacitor is made of a conductive oxide film having a low oxidation degree and a conductive oxide film having a high oxidation degree.Type: GrantFiled: December 14, 2006Date of Patent: July 13, 2010Assignee: Fujitsu Microelectronics LimitedInventor: Wensheng Wang
-
Patent number: 7745328Abstract: Methods are provided for depositing a silicon carbide layer having significantly reduced current leakage. The silicon carbide layer may be a barrier layer or part of a barrier bilayer that also includes a barrier layer. Methods for depositing oxygen-doped silicon carbide barrier layers are also provided. The silicon carbide layer may be deposited by reacting a gas mixture comprising an organosilicon compound, an aliphatic hydrocarbon comprising a carbon-carbon double bond or a carbon-carbon triple bond, and optionally, helium in a plasma. Alternatively, the silicon carbide layer may be deposited by reacting a gas mixture comprising hydrogen or argon and an organosilicon compound in a plasma.Type: GrantFiled: October 21, 2008Date of Patent: June 29, 2010Assignee: Applied Materials, Inc.Inventors: Kang Sub Yim, Melissa M. Tam, Dian Sugiarto, Chi-I Lang, Peter Wai-Man Lee, Li-Qun Xia
-
Patent number: 7728319Abstract: The present invention discloses a vertical phase-change-memory (PCM) cell, comprising a stack of a bottom electrode (5) contacting a first layer of phase change material (14), a dielectric layer (12) having an opening (13), a second layer of phase change material (6) in contact with the first layer of phase change material through the opening in the dielectric layer and a top electrode (7) contacting this second layer of phase change material.Type: GrantFiled: December 12, 2006Date of Patent: June 1, 2010Assignee: NXP B.V.Inventors: Ludovic Raymond Andre Goux, Dirk Johan Cecil Christiaan Marie Wouters, Judit Gloria Lisoni Reyes, Thomas Gille
-
Patent number: 7723770Abstract: Integrated circuit capacitors have composite dielectric layers therein. These composite dielectric layers include crystallization inhibiting regions that operate to increase the overall crystallization temperature of the composite dielectric layer. An integrated circuit capacitor includes first and second capacitor electrodes and a capacitor dielectric layer extending between the first and second capacitor electrodes. The capacitor dielectric layer includes a composite of a first dielectric layer extending adjacent the first capacitor electrode, a second dielectric layer extending adjacent the second capacitor electrode and an electrically insulating crystallization inhibiting layer extending between the first and second dielectric layers. The electrically insulating crystallization inhibiting layer is formed of a material having a higher crystallization temperature characteristic relative to the first and second dielectric layers.Type: GrantFiled: August 24, 2005Date of Patent: May 25, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-hyoung Choi, Jung-hee Chung, Cha-young Yoo, Young-sun Kim, Se-hoon Oh
-
Patent number: 7709342Abstract: A capacitor and method of manufacturing the same include an insulating interlayer, a lower electrode, a protection structure, a dielectric layer and an upper electrode. The insulating interlayer may include a conductive pattern formed on a substrate. The lower electrode may be electrically connected to the conductive pattern. The protection structure may be formed on an outer sidewall of the cylindrical lower electrode and on the insulating interlayer.Type: GrantFiled: October 21, 2005Date of Patent: May 4, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Hyun-Young Kim, Rak-Hwan Kim, Young-Joo Cho, Won-sik Shin
-
Patent number: 7704886Abstract: A method of forming an integrated circuit structure includes forming a dielectric layer; forming an opening in the dielectric layer; performing a first deposition step to form a seed layer in a first chamber; and performing a first etch step to remove a portion of the seed layer. The method may further include performing a second deposition step to increase the thickness of the seed layer. At least one of the first etch step and the second deposition step is performed in a second chamber different from the first chamber.Type: GrantFiled: February 14, 2008Date of Patent: April 27, 2010Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Li-Lin Su, Shing-Chyang Pan, Cheng-Lin Huang, Ching-Hua Hsieh
-
Patent number: 7646084Abstract: A method and deposition system for increasing deposition rates of metal layers from metal-carbonyl precursors using CO gas and a dilution gas. The method includes providing a substrate in a process chamber of a processing system, forming a process gas containing a metal-carbonyl precursor vapor and a CO gas, diluting the process gas in the process chamber, and exposing the substrate to the diluted process gas to deposit a metal layer on the substrate by a thermal chemical vapor deposition process.Type: GrantFiled: June 29, 2007Date of Patent: January 12, 2010Assignee: Tokyo Electron LimitedInventor: Kenji Suzuki
-
Patent number: 7642155Abstract: A method for manufacturing a semiconductor device includes: sequentially depositing a gate insulating film 104 composed of a high dielectric constant film containing one or more metallic element(s) selected from a group consisting of Hf, Zr, Al, La and Ta, a barrier film 106 composed of one or more metal nitride selected from a group consisting of TiN, TaN and WN, a metallic film 108 and a polycrystalline silicon film 110 on the semiconductor substrate (p-type semiconductor substrate 102a) to form a multiple-layered film; and silicidizing a lower portion of the polycrystalline silicon film 110 to form a lower layer (forming a first silicide layer 110a) by conducting a heat treatment of the multiple-layered film to diffuse the metal of the metallic film 108 into the polycrystalline silicon film 110.Type: GrantFiled: November 30, 2006Date of Patent: January 5, 2010Assignee: NEC Electronics CorporationInventor: Takayuki Iwaki
-
Patent number: 7642157Abstract: Methods for forming the lower electrode of a capacitor in a semiconductor circuit, and the capacitors formed by such methods are provided. The lower electrode is fabricated by forming a texturizing underlayer and then depositing a conductive material thereover. In one embodiment of a method of forming the lower electrode, the texturizing layer is formed by depositing a polymeric material comprising a hydrocarbon block and a silicon-containing block, over the insulative layer of a container, and then subsequently converting the polymeric film to relief or porous nanostructures by exposure to UV radiation and ozone, resulting in a textured porous or relief silicon oxycarbide film. A conductive material is then deposited over the texturizing layer resulting in a lower electrode have an upper roughened surface.Type: GrantFiled: August 28, 2006Date of Patent: January 5, 2010Assignee: Micron Technology, Inc.Inventors: Donald L Yates, Garry A Mercaldi
-
Publication number: 20090316473Abstract: An integrated circuit includes a substrate including isolation regions, a first conductive line formed in the substrate between isolation regions, and a vertical diode formed in the substrate. The integrated circuit includes a contact coupled to the vertical diode and a memory element coupled to the contact. The first conductive line provides a portion of the vertical diode.Type: ApplicationFiled: June 19, 2008Publication date: December 24, 2009Inventors: Thomas Happ, Hsiang-Lan Lung, Bipin Rajendran, Min Yang
-
Patent number: 7611958Abstract: A method of producing a capacitor that includes producing a first electrode having a first surface; forming a recess in an element, walls of the element and the first surface of the first electrode defining the recess, the element having a first surface exterior of the recess; forming a dielectric layer on the element, the dielectric layer oriented against the first surface of the element and against the walls of the element within the recess; polishing off at least a portion of the dielectric layer oriented against the first surface of the element to electrically isolate the portion of the dielectric layer located in the recess from any portion of the dielectric layer remaining outside the recess; and producing a second electrode, the second electrode oriented at least partially within the recess with the dielectric layer oriented between the first electrode and the second electrode.Type: GrantFiled: December 5, 2007Date of Patent: November 3, 2009Assignee: Infineon Technologies AGInventors: Klaus Goller, Tanja Schest
-
Patent number: 7605048Abstract: High capacitance value capacitors are formed using bimetal foils of an aluminum layer attached to a copper layer. The copper side of a bimetallic copper/aluminum foil or a monometallic aluminum foil is temporarily protected using aluminum or other materials, to form a sandwich. The exposed aluminum is treated to increase the surface area of the aluminum by at least one order of magnitude, while not attacking any portion of the protected metal. When the sandwich is separated, the treated bimetal foil is formed into a capacitor, where the copper layer is one electrode of the capacitor and the treated aluminum layer is in intimate contact with a dielectric layer of the capacitor.Type: GrantFiled: April 6, 2007Date of Patent: October 20, 2009Assignees: Kemet Electronics Corporation, Motorola, Inc.Inventors: Gregory J. Dunn, Jovica Savic, Philip M. Lessner, Albert K. Harrington
-
Patent number: 7579590Abstract: A method for measuring the thickness of a layer is provided, comprising (a) providing a structure (101) comprising a first layer disposed on a second layer; (b) impinging (103) the structure with a first ion beam comprising a first isotope, thereby sputtering off a portion of the first layer which contains a second isotope and exposing a portion of the second layer; and (c) determining (105) the thickness of the first layer by measuring the amount of the second isotope which is sputtered off.Type: GrantFiled: August 1, 2007Date of Patent: August 25, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Zhi-Xiong (Jack) Jiang, David D. Sieloff
-
Patent number: 7563730Abstract: Electronic apparatus and methods of forming the electronic apparatus include a hafnium lanthanide oxynitride film on a substrate for use in a variety of electronic systems. The hafnium lanthanide oxynitride film may be structured as one or more monolayers. Metal electrodes may be disposed on a dielectric containing a hafnium lanthanide oxynitride film.Type: GrantFiled: August 31, 2006Date of Patent: July 21, 2009Assignee: Micron Technology, Inc.Inventors: Leonard Forbes, Kie Y. Ahn, Arup Bhattacharyya
-
Publication number: 20090166698Abstract: A capacitor with a mixed structure of a Metal Oxide Semiconductor (MOS) capacitor and a Poly-silicon Insulator Poly-silicon (PIP) capacitor includes a substrate and a diffusion junction region formed over the substrate. A high concentration diffusion junction region may be formed in a portion of the diffusion junction region. An oxide layer may be formed over the substrate, the oxide layer having an opening that exposes a portion of the high concentration diffusion junction region. A first polysilicon plate may be formed over a portion of the oxide layer and spaced from the opening, and a nitride layer may be formed over a portion of the first polysilicon plate. A sidewall may be formed over a side of the first polysilicon layer, over a side of the nitride layer, and over a portion of the oxide layer between the side of the polysilicon layer and the opening. A second polysilicon plate may be formed over the nitride layer, over the sidewall, and over the high concentration diffusion junction region.Type: ApplicationFiled: December 27, 2008Publication date: July 2, 2009Inventor: Nam-Joo Kim
-
Patent number: 7544604Abstract: Electronic apparatus and methods of forming the electronic apparatus include a tantalum lanthanide oxynitride film on a substrate for use in a variety of electronic systems. The tantalum lanthanide oxynitride film may be structured as one or more monolayers. Metal electrodes may be disposed on a dielectric containing a tantalum lanthanide oxynitride film.Type: GrantFiled: August 31, 2006Date of Patent: June 9, 2009Assignee: Micron Technology, Inc.Inventors: Leonard Forbes, Kie Y. Ahn, Arup Bhattacharyya
-
Patent number: 7541677Abstract: A semiconductor device having a through electrode excellent in performance as for an electrode and manufacturing stability is provided. There is provided a through electrode composed of a conductive small diameter plug and a conductive large diameter plug on a semiconductor device. A cross sectional area of the small diameter plug is made larger than a cross sectional area and a diameter of a connection plug, and is made smaller than a cross sectional area and a diameter of the large diameter plug. In addition, a protruding portion formed in such a way that the small diameter plug is projected from the silicon substrate is put into an upper face of the large diameter plug. Further, an upper face of the small diameter plug is connected to a first interconnect.Type: GrantFiled: March 31, 2005Date of Patent: June 2, 2009Assignee: NEC Electronics CorporationInventor: Masaya Kawano
-
Patent number: 7534693Abstract: A method for forming a capacitor includes providing a metal-containing bottom electrode, forming a capacitor insulator over the metal-containing bottom electrode, forming a metal-containing top electrode over the capacitor insulator, and forming a dielectric-containing field modification layer over the capacitor insulator and at least partially surrounding the metal-containing top electrode. Forming the dielectric-containing field modification layer may include oxidizing a sidewall of the metal-containing field modification layer. A barrier layer may be formed over the capacitor insulator prior to forming the metal-containing top electrode.Type: GrantFiled: January 4, 2006Date of Patent: May 19, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Douglas R. Roberts, Eric D. Luckowski, Shahid Rauf, Peter L. G. Ventzek
-
Publication number: 20090122460Abstract: A semiconductor device includes a semiconductor layer with a first electrode formed by a sintered, conductive, porous granulate and formed in or on the semiconductor layer or in or on at least one insulating layer arranged on the semiconductor layer; furthermore dielectric material covering the surface of the sintered, conductive, porous granulate, and a second electrode at least partially covering the dielectric material, wherein the dielectric material electrically insulates the second electrode from the first electrode.Type: ApplicationFiled: November 12, 2007Publication date: May 14, 2009Inventors: Alexander Gschwandtner, Stefan Pompl, Wolfgang Lehnert, Raimund Foerg
-
Patent number: 7514734Abstract: Hardmasks and fabrication methods are presented for producing ferroelectric capacitors in a semiconductor device, wherein a hardmask comprising aluminum oxide or strontium tantalum oxide is formed above an upper capacitor electrode material, and capacitor electrode and ferroelectric layers are etched to define a ferroelectric capacitor stack.Type: GrantFiled: September 6, 2005Date of Patent: April 7, 2009Assignee: Texas Instruments IncorporatedInventors: Sanjeev Aggarwal, Kelly J. Taylor, Theodore S. Moise
-
Patent number: 7504724Abstract: A semiconductor device comprises: a plurality of first wiring lines formed in a first layer with a first wiring width and a first wiring space; a plurality of second wiring lines formed in a second layer different from the above-described first layer with a second wiring width and a second wiring space larger than the above-described first wiring width and first wiring space; and a contact plug connecting the first wiring line and second wiring line. The above-described contact plug is formed over a plurality of adjacent ones of the above-described first wiring lines and has a pattern connecting the plurality of adjacent ones of the above-described first wiring lines and one of the above-described second wiring lines.Type: GrantFiled: January 11, 2006Date of Patent: March 17, 2009Assignee: Kabushiki Kaisha ToshibaInventor: Takuya Futatsuyama
-
Patent number: 7501673Abstract: In one embodiment, a semiconductor device includes a semiconductor substrate and a doped conductive layer formed over the semiconductor substrate. A diffusion barrier layer is formed over the doped conductive layer. The diffusion barrier layer may be formed from an amorphous semiconductor material. An ohmic contact layer is formed over the diffusion barrier layer. A metal barrier layer is formed over the ohmic contact layer. A metal layer is formed over the metal barrier layer.Type: GrantFiled: August 29, 2005Date of Patent: March 10, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-Hwa Park, Hee-Sook Park, Dae-Yong Kim, Jang-Hee Lee
-
Patent number: 7465659Abstract: Methods are provided for depositing a silicon carbide layer having significantly reduced current leakage. The silicon carbide layer may be a barrier layer or part of a barrier bilayer that also includes a barrier layer. Methods for depositing oxygen-doped silicon carbide barrier layers are also provided. The silicon carbide layer may be deposited by reacting a gas mixture comprising an organosilicon compound, an aliphatic hydrocarbon comprising a carbon-carbon double bond or a carbon-carbon triple bond, and optionally, helium in a plasma. Alternatively, the silicon carbide layer may be deposited by reacting a gas mixture comprising hydrogen or argon and an organosilicon compound in a plasma.Type: GrantFiled: June 23, 2006Date of Patent: December 16, 2008Assignee: Applied Materials, Inc.Inventors: Kang Sub Yim, Melissa M. Tam, Dian Sugiarto, Chi-I Lang, Peter Wai-Man Lee, Li-Qun Xia
-
Patent number: 7459318Abstract: A three-dimensional (“3-D”) memory capacitor comprises a bottom electrode, a ferroelectric thin film, and a top electrode that conform to a 3-D surface of an insulator layer. The capacitance area is greater than the horizontal footprint area of the capacitor. Preferably, the footprint of the capacitor is less than 0.2 nm2, and the corresponding capacitance area is typically in a range of from 0.4 nm2 to 1.0 nm2 The ferroelectric thin film preferably has a thickness not exceeding 60 nm. A capacitor laminate including the bottom electrode, ferroelectric thin film, and the top electrode preferably has a thickness not exceeding 200 nm. A low-thermal-budget MOCVD method for depositing a ferroelectric thin film having a thickness in a range of from 30 nm to 90 nm includes an RTP treatment before depositing the top electrode and an RTP treatment after depositing the top electrode and etching the ferroelectric layer.Type: GrantFiled: April 26, 2006Date of Patent: December 2, 2008Assignee: Symetrix CorporationInventors: Carlos A. Paz de Araujo, Larry D. McMillan, Narayan Solayappan, Vikram Joshi
-
Patent number: 7452783Abstract: In a capacitor having a high dielectric constant, the capacitor includes a cylindrical lower electrode, a dielectric layer and an upper electrode. A metal oxide layer is formed on inner, top and outer surfaces of the lower electrode as the dielectric layer. A first sub-electrode is formed on a surface of the dielectric layer along the profile of the lower electrode and a second sub-electrode is continuously formed on the first sub-electrode corresponding to the top surface of the lower electrode, so an opening portion of the lower electrode is covered with the second sub-electrode. The first and second sub-electrodes include first and second metal nitride layers in which first and second stresses are applied, respectively. Directions of the first and second stresses are opposite to each other. Accordingly, cracking is minimized in the upper electrode with the high dielectric constant, thereby reducing current leakage.Type: GrantFiled: November 23, 2005Date of Patent: November 18, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Joo Cho, Hyun-Seok Lim, Rak-Hwan Kim, Jung-Wook Kim, Hyun-Suk Lee
-
Patent number: 7442633Abstract: Systems and methods are provided for an on-chip decoupling device and method. One aspect of the present subject matter is a capacitor. One embodiment of the capacitor includes a substrate, a high K dielectric layer doped with nano crystals disposed on the substrate, and a top plate layer disposed on the high K dielectric layer. According to one embodiment, the high K dielectric layer includes Al2O3. According to other embodiments, the nano crystals include gold nano crystals and gold nano crystals. One capacitor embodiment includes a MIS (metal-insulator-silicon) capacitor fabricated on silicon substrate, and another capacitor embodiment includes a MIM (metal-insulator-metal) capacitor fabricated between the interconnect layers above silicon substrate. The structure of the capacitor is useful for reducing a resonance impedance and a resonance frequency for an integrated circuit chip. Other aspects are provided herein.Type: GrantFiled: August 23, 2005Date of Patent: October 28, 2008Assignee: Micron Technology, Inc.Inventor: Arup Bhattacharyya
-
Patent number: 7435670Abstract: The present invention relates to a bit line barrier metal layer for a semiconductor device and a process for preparing the same, the process comprising: forming bit line contact on an insulation layer vapor-deposited on an upper part of a substrate so as to expose an ion implantation region; vapor-depositing a first barrier metal layer of a Ti film on the entire upper surface thereof; and vapor-depositing, on the upper part of the Ti film, a second barrier metal layer of a ZrB2 film having different upper and lower Boron concentrations, by RPECVD controlling the presence/absence of H2 plasma, wherein the barrier metal layer includes the Ti film, lower ZrB2 film and upper a ZrB2 film sequentially stacked between tungsten bit lines and ion implantation region of a semiconductor substrate.Type: GrantFiled: August 21, 2007Date of Patent: October 14, 2008Assignee: Hynix Semiconductor Inc.Inventor: Byung Soo Eun
-
Patent number: 7435678Abstract: Provided is a method of depositing a noble metal layer using an oxidation-reduction reaction. The method includes flowing a noble metal source gas, an oxidizing gas, and a reducing gas into a reaction chamber; and generating plasma in the reaction chamber to form a noble metal layer or a noble metal oxide layer on a bottom structure.Type: GrantFiled: August 22, 2005Date of Patent: October 14, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Jung-hyun Lee, Sang-jun Choi