Formation Of Electrode (epo) Patents (Class 257/E21.011)
- With rough surface, e.g., using hemispherical grains (EPO) (Class 257/E21.013)
- Having cylindrical, crown, or fin-type shape (EPO) (Class 257/E21.014)
- Having horizontal extensions (EPO) (Class 257/E21.015)
- Having vertical extensions (EPO) (Class 257/E21.018)
- Having multilayers, e.g., comprising barrier layer and metal layer (EPO) (Class 257/E21.021)
-
Patent number: 11948755Abstract: An electrode body which achieves not only high initial capacitance of an electrolyte capacitor but also achieves stable capacitance even after being exposed to high temperature environment, and the electrolyte capacitor including the electrode body are provided. The electrode body is used for a negative electrode of the electrolyte capacitor, and the electrode body includes a negative electrode foil formed by a valve action metal, and a carbon layer formed on the negative electrode foil. The carbon layer includes a first spherical carbon and a second spherical carbon, and the first spherical carbon has a BET specific surface area larger than the second spherical carbon.Type: GrantFiled: June 12, 2020Date of Patent: April 2, 2024Assignee: NIPPON CHEMI-CON CORPORATIONInventors: Kazuya Koseki, Kazuma Okura, Kazuhiro Nagahara
-
Patent number: 11901404Abstract: Embodiments herein describe techniques for a semiconductor device including a three dimensional capacitor. The three dimensional capacitor includes a pole, and one or more capacitor units stacked around the pole. A capacitor unit of the one or more capacitor units includes a first electrode surrounding and coupled to the pole, a dielectric layer surrounding the first electrode, and a second electrode surrounding the dielectric layer. Other embodiments may be described and/or claimed.Type: GrantFiled: January 18, 2022Date of Patent: February 13, 2024Assignee: Intel CorporationInventors: Sudipto Naskar, Manish Chandhok, Abhishek A. Sharma, Roman Caudillo, Scott B. Clendenning, Cheyun Lin
-
Patent number: 11889680Abstract: Some embodiments include an integrated assembly having first conductive structures extending along a first direction. Spaced-apart upwardly-opening container-shapes are over the first conductive structures. Each of the container-shapes has a first sidewall region, a second sidewall region, and a bottom region extending from the first sidewall region to the second sidewall region. Each of the first and second sidewall regions includes a lower source/drain region, an upper source/drain region, and a channel region between the upper and lower source/drain regions. The lower source/drain regions are electrically coupled with the first conductive structures. Second conductive structures extend along a second direction which crosses the first direction. The second conductive structures have gate regions operatively adjacent the channel regions. Storage elements are electrically coupled with the upper source/drain regions. Some embodiments include methods of forming integrated assemblies.Type: GrantFiled: July 14, 2021Date of Patent: January 30, 2024Assignee: Micron Technology, Inc.Inventors: David K. Hwang, Richard J. Hill, Gurtej S. Sandhu
-
Patent number: 11839089Abstract: A method for fabricating an electronic device including a semiconductor memory including one or more memory elements, includes: forming a first insulating layer; forming a diffusion barrier layer over the first insulating layer; forming a second insulating layer over the diffusion barrier layer, the second insulating layer and the first insulating layer being formed of a common insulating material; doping one of a first dopant and a second dopant in the first insulating layer to form a selection element layer when the first dopant is doped or to form a variable resistance layer when the second dopant is doped; and doping the other one of the first dopant and the second dopant in the second insulating layer.Type: GrantFiled: April 27, 2021Date of Patent: December 5, 2023Assignee: SK hynix Inc.Inventor: Jeonghwan Song
-
Patent number: 11804518Abstract: A semiconductor device includes a capacitor including a lower electrode an upper electrode, and a dielectric layer between the lower electrode and the upper electrode. The lower electrode includes ABO3 where ‘A’ is a first metal element and ‘B’ is a second metal element having a work function greater than that of the first metal element. The dielectric layer includes CDO3 where ‘C’ is a third metal element and ‘D’ is a fourth metal element. The lower electrode includes a first layer and a second layer which are alternately and repeatedly stacked. The first layer includes the first metal element and oxygen. The second layer includes the second metal element and oxygen. The dielectric layer is in contact with the lower electrode at a first contact surface the first contact surface corresponding to the second layer.Type: GrantFiled: September 28, 2020Date of Patent: October 31, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Jungmin Park, Haeryong Kim, Young-geun Park
-
Patent number: 11798860Abstract: A semiconductor structure includes a substrate comprising a die pad disposed over the substrate, and a passivation disposed over the substrate and surrounding the die pad, a redistribution layer (RDL) comprising a dielectric layer disposed over the passivation and an interconnect structure disposed within the dielectric layer and electrically connecting with the die pad, a conductive bump disposed over and electrically connected with the interconnect structure; and an isolation layer surrounding the substrate and the RDL.Type: GrantFiled: June 10, 2021Date of Patent: October 24, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Pei-Haw Tsao, Chien-Jung Wang
-
Patent number: 11791375Abstract: Embodiments herein describe techniques for a semiconductor device including a three dimensional capacitor. The three dimensional capacitor includes a pole, and one or more capacitor units stacked around the pole. A capacitor unit of the one or more capacitor units includes a first electrode surrounding and coupled to the pole, a dielectric layer surrounding the first electrode, and a second electrode surrounding the dielectric layer. Other embodiments may be described and/or claimed.Type: GrantFiled: January 19, 2022Date of Patent: October 17, 2023Assignee: Intel CorporationInventors: Sudipto Naskar, Manish Chandhok, Abhishek A. Sharma, Roman Caudillo, Scott B. Clendenning, Cheyun Lin
-
Patent number: 11769692Abstract: The present disclosure relates to a method of forming a semiconductor structure. The method includes depositing an etch-stop layer (ESL) over a first dielectric layer. The ESL layer deposition can include: flowing a first precursor over the first dielectric layer; purging at least a portion of the first precursor; flowing a second precursor over the first dielectric layer to form a sublayer of the ESL layer; and purging at least a portion of the second precursor. The method can further include depositing a second dielectric layer on the ESL layer and forming a via in the second dielectric layer and through the ESL layer.Type: GrantFiled: June 5, 2019Date of Patent: September 26, 2023Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Joung-Wei Liou, Chin Kun Lan
-
Patent number: 11626354Abstract: A redistribution substrate includes a first conductive pattern including a first lower pad and a second lower pad, the first and second lower pads being within a first insulating layer, a second conductive pattern including a first upper pad and a second upper pad, the first and second upper pads being on the first insulating layer, a first via connecting the first lower pad and the first upper pad to each other in the first insulating layer, a second via connecting the second lower pad and the second upper pad to each other in the first insulating layer, and a capacitor between the first lower pad and the first via.Type: GrantFiled: June 8, 2021Date of Patent: April 11, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Seokhyun Lee
-
Patent number: 11557550Abstract: An electronic chip includes at least an electronic circuit disposed on a front face of a substrate; and an embrittlement structure comprising at least blind holes, each extending through a rear face of the substrate and a portion of the thickness of the substrate and each having a section, in a plane parallel to the rear face of the substrate, of surface area S and having a closed outer contour, the shape of which includes at least one radius of curvature R, such that S>?·R2.Type: GrantFiled: January 23, 2019Date of Patent: January 17, 2023Assignee: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Stephan Borel, Lucas Duperrex
-
Patent number: 11538809Abstract: Systems, methods and apparatus are provided for an array of vertically stacked memory cells having horizontally oriented access devices having a first source/drain region and a second source drain region separated by a channel region, and gates opposing the channel region, vertically oriented access lines coupled to the gates and separated from a channel region by a gate dielectric. The memory cells have horizontally oriented storage nodes coupled to the second source/drain region and horizontally oriented digit lines coupled to the first source/drain regions. In one example, an insulator material is formed on a surface of the first source/drain region and a conductor material formed on the insulator material to form a metal insulator semiconductor (MIS) interface between the horizontally oriented digit lines and the first source/drain regions of the horizontally oriented access devices.Type: GrantFiled: August 31, 2020Date of Patent: December 27, 2022Assignee: Micron Technology, Inc.Inventors: Kamal M. Karda, Deepak Chandra Pandey, Litao Yang, Srinivas Pulugurtha, Yunfei Gao, Haitao Liu
-
Patent number: 11414751Abstract: Methods of producing a self-aligned structure are described. The methods comprise forming a metal sub-oxide film in a substrate feature and oxidizing the sub-oxide film to form a self-aligned structure comprising metal oxide. In some embodiments, a metal film is deposited and then treated to form the metal sub-oxide film. In some embodiments, the process of depositing and treating the metal film to form the metal sub-oxide film is repeated until a predetermined depth of metal sub-oxide film is formed within the substrate feature.Type: GrantFiled: August 28, 2018Date of Patent: August 16, 2022Assignee: APPLIED MATERIALS, INC.Inventors: Srinivas Gandikota, Susmit Singha Roy, Abhijit Basu Mallick
-
Patent number: 11355697Abstract: Example implementations include an electronic memory device with a metallic layer having a first planar crystalline structure, a first encapsulating layer including an encapsulating material having a second planar crystalline structure, and disposed adjacent to a first planar surface of the metallic layer, and a second encapsulating layer including the encapsulating material, and disposed adjacent to a second planar surface of the metallic layer. Example implementations also include a method of depositing graphite crystals onto a substrate to form a gate bottom layer, depositing BN crystals onto the graphite bottom layer to form a BN bottom layer, depositing tungsten ditelluride (WTe2) crystals onto the BN bottom layer to form a metallic layer, depositing the BN crystals onto the BN bottom layer and the metallic layer to form a BN top layer, and depositing the graphite crystals onto the BN top layer to form a gate top layer.Type: GrantFiled: November 24, 2020Date of Patent: June 7, 2022Assignee: The Board of Trustees of the Leland Stanford Junior UniversityInventors: Jun Xiao, Aaron Lindenberg
-
Patent number: 11309316Abstract: The present application discloses a semiconductor device and a method for fabricating the semiconductor device. The method for fabricating the semiconductor device includes providing a substrate including an array area and a peripheral area adjacent to the array area, forming word line structures and source/drain regions in the array area, and a word line protection layer on the array area, forming a first hard mask layer over the substrate and having a step height adjacent to a border between the array area and the peripheral area, forming a bit line contact in the array area and between the word line structures by using the first hard mask layer as a pattern guide, and forming a gate electrode layer on the peripheral area.Type: GrantFiled: October 20, 2020Date of Patent: April 19, 2022Assignee: NANYA TECHNOLOGY CORPORATIONInventors: Hui-Lin Chen, Mao-Ying Wang, Yu-Ting Lin, Lai-Cheng Tien
-
Patent number: 11088239Abstract: Various embodiments of the present application are directed towards a trench capacitor with a conductive cap structure. In some embodiments, the trench capacitor comprises a lower capacitor electrode, a capacitor dielectric layer overlying the lower capacitor electrode, and an upper capacitor electrode overlying the capacitor dielectric layer. The capacitor dielectric layer and the upper capacitor electrode are depressed into the substrate and define a gap sunken into the substrate. The conductive cap structure overlies and seals the gap on the upper capacitor electrode. In some embodiments, the conductive cap structure comprises a metal layer formed by physical vapor deposition (PVD) and further comprises a metal nitride layer formed overlying the metal layer by chemical vapor deposition (CVD). In other embodiments, the conductive cap structure is or comprises other suitable materials and/or is formed by other deposition processes.Type: GrantFiled: April 15, 2019Date of Patent: August 10, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yao-Wen Chang, Hai-Dang Trinh
-
Patent number: 10978306Abstract: Methods, apparatuses, and systems related to forming a recess in a semiconductor structure are described. An example method includes etching the semiconductor structure using an elevated temperature dilution of acid and water. The method further includes etching the semiconductor structure using a room temperature wet etch of acid and water and a surface modification chemistry.Type: GrantFiled: March 29, 2019Date of Patent: April 13, 2021Assignee: Micron Technology, Inc.Inventors: Jerome A. Imonigie, Adriel Jebin Jacob Jebaraj, Brian J. Kerley, Sanjeev Sapra, Ashwin Panday
-
Patent number: 10943907Abstract: Integrated circuitry comprising an array comprises a plurality of conductive vias. Individual of the vias comprise an upper horizontal perimeter comprising opposing end portions. One of the opposing end portions comprises opposing straight sidewalls. The other of the opposing end portions comprises opposing curved sidewalls that join with the opposing straight sidewalls of the one opposing end portion. Other embodiments, including methods, are disclosed.Type: GrantFiled: May 7, 2020Date of Patent: March 9, 2021Assignee: Micron Technology, Inc.Inventors: Cornel Bozdog, Abhilasha Bhardwaj, Byeung Chul Kim, Michael E. Koltonski, Gurtej S. Sandhu, Matthew Thorum
-
Patent number: 10923286Abstract: A device that incorporates teachings of the subject disclosure may include, for example, a multilayer initial oxide on a silicon substrate, where the multilayer initial oxide comprises amorphous polysilicates and a group one metal or a group two metal; a first electrode layer on the multilayer initial oxide; a dielectric layer on the first electrode layer; a second electrode layer on the dielectric layer, where an edge alignment spacing between at least one pair of corresponding electrode edges of two electrode layers of the capacitor is two microns or less; and connections for the first and second electrode layers. Other embodiments are disclosed.Type: GrantFiled: February 21, 2018Date of Patent: February 16, 2021Assignee: NXP USA, Inc.Inventors: Marina Zelner, Andrew Vladimir Claude Cervin, Edward Horne
-
Patent number: 10707211Abstract: Integrated circuitry comprising an array comprises a plurality of conductive vias. Individual of the vias comprise an upper horizontal perimeter comprising opposing end portions. One of the opposing end portions comprises opposing straight sidewalls. The other of the opposing end portions comprises opposing curved sidewalls that join with the opposing straight sidewalls of the one opposing end portion. Other embodiments, including methods, are disclosed.Type: GrantFiled: September 24, 2018Date of Patent: July 7, 2020Assignee: Micron Technology, Inc.Inventors: Cornel Bozdog, Abhilasha Bhardwaj, Byeung Chul Kim, Michael E. Koltonski, Gurtej S. Sandhu, Matthew Thorum
-
Patent number: 10629433Abstract: A first aspect of the present disclosure provides a ruthenium wiring manufacturing method of manufacturing a ruthenium wiring by filling a recess, with respect to a substrate including a predetermined film having the recess formed in a surface thereof. The method includes: embedding a first ruthenium film in the recess by forming the first ruthenium film by CVD using a ruthenium raw material gas; forming an additional layer by forming a second ruthenium film on the first ruthenium film embedded in the recess by CVD using the ruthenium raw material gas at a film forming rate higher than that at a time of embedding; and flattening the second ruthenium film and the first ruthenium film by removing the second ruthenium film and the first ruthenium film on the substrate surface by CMP.Type: GrantFiled: February 20, 2018Date of Patent: April 21, 2020Assignee: Tokyo Electron LimitedInventor: Tadahiro Ishizaka
-
Patent number: 10615294Abstract: A variable capacitor includes a mesa on a substrate. The mesa has multiple III-V semiconductor layers and includes a first side and a second side opposite the first side. The first side has a first sloped portion and a first horizontal portion. The second side has a second sloped portion and a second horizontal portion. A control terminal is on a third side of the mesa. A first terminal is on the first side of the mesa. The first terminal is disposed on the first horizontal portion and the first sloped portion. A second terminal is also on the substrate.Type: GrantFiled: June 13, 2018Date of Patent: April 7, 2020Assignee: QUALCOMM IncorporatedInventors: Gengming Tao, Xia Li, Bin Yang, Qingqing Liang, Francesco Carobolante
-
Patent number: 10593559Abstract: An etching process in a capacitor process for DRAM is described. A substrate is provided, which has thereon a silicon layer and metal electrodes in the silicon layer. The silicon layer is removed using a liquid etchant composition. The liquid etchant composition contains tetramethylammonium hydroxide (TMAH), an additive including hydroxylamine or a metal corrosion inhibitor, and water as a solvent.Type: GrantFiled: June 8, 2016Date of Patent: March 17, 2020Assignee: NANYA TECHNOLOGY CORPORATIONInventor: Michael Tristan Andreas
-
Patent number: 10475878Abstract: A backend-of-the-line (BEOL) semiconductor capacitor made by method, apparatus, or computer program product, through an airgap metallization process, patterning a first electrode by removing a portion of inter-layer dielectric for a desired capacitor area, depositing a dielectric for a capacitor insulator, filling the desired capacitor area to form a second electrode, polishing and capping the second electrode, and interconnecting the first electrode and the second electrode.Type: GrantFiled: December 28, 2017Date of Patent: November 12, 2019Assignee: International Business Machines CorporationInventors: Marc A. Bergendahl, James J. Demarest, Christopher J. Penny, Christopher Waskiewicz
-
Patent number: 10466486Abstract: Disclosed is an improved diffraction structure for 3D display systems. The improved diffraction structure includes an intermediate layer that resides between a waveguide substrate and a top grating surface. The top grating surface comprises a first material that corresponds to a first refractive index value, the underlayer comprises a second material that corresponds to a second refractive index value, and the substrate comprises a third material that corresponds to a third refractive index value.Type: GrantFiled: February 14, 2018Date of Patent: November 5, 2019Assignee: Magic Leap, Inc.Inventors: Robert D. Tekolste, Michael A. Klug, Paul M. Greco, Brian T. Schowengerdt
-
Patent number: 10319526Abstract: A thin-film capacitor includes a body having a plurality of dielectric layers and first and second electrode layers alternately stacked on a substrate, first and second electrode pads disposed on one surface of the body, a plurality of vias having a multistage shape being disposed in the body, a first via of the plurality of vias connects the first electrode layer to the first electrode pad, and penetrates from the surface of the body to a first lowermost electrode layer adjacent the substrate, a second via of the plurality of vias connects the second electrode layer to the second electrode pad, and penetrates from the surface of the body to a second lowermost electrode layer adjacent the substrate and an upper surface of the first electrode layer is exposed in the first via, and an upper surface of the second electrode layer is exposed in the second via.Type: GrantFiled: July 10, 2017Date of Patent: June 11, 2019Assignee: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Hyun Ho Shin, Yun Sung Kang, Seung Mo Lim, Kyo Yeol Lee, Dong Joon Oh, Woong Do Jung, Ho Phil Jung, Hai Joon Lee
-
Patent number: 10147782Abstract: A tapered metal nitride structure having a gentle sloping (i.e., tapered) sidewall is provided that includes an oxygen rich metal nitride portion located between each metal nitride portion of a stack of metal nitride portions. The structure is formed by incorporating/introducing oxygen into an upper portion of a first metal nitride layer to form an oxygen rich metal nitride surface layer. A second nitride is then formed atop the oxygen rich metal nitride surface layer. The steps of oxygen incorporation/addition and nitride layer formation may be repeated any number of times. An etch mask is then provided and thereafter a sputter etch is performed to provide the tapered metal nitride structure. The tapered metal nitride structure may be used as an electrode in a semiconductor device.Type: GrantFiled: July 18, 2016Date of Patent: December 4, 2018Assignee: International Business Machines CorporationInventors: Martin M. Frank, Hiroyuki Miyazoe, Vijay Narayanan
-
Patent number: 10133420Abstract: A capacitive sensor arrangement has at least one capacitive sensor and a coating applied to a front side of the at least one capacitive sensor. The coating includes a multiple layer structure, which is formed from capacitive layers, which are arranged in plies and electrically connected in series. A touch-sensitive screen can include at least one such capacitive sensor.Type: GrantFiled: April 17, 2013Date of Patent: November 20, 2018Assignee: Visteon Global Technologies, Inc.Inventors: Thomas Reinle, Manfred Süss
-
Patent number: 10095057Abstract: A system is provided, the system including at least one integrated optical circuit (IOC) formed from at least one material, and a support-structure configured to support the at least one IOC to couple light between other components. A performance of the at least one IOC is improved by treatment with at least one selected gas.Type: GrantFiled: April 2, 2014Date of Patent: October 9, 2018Assignee: Honeywell International Inc.Inventors: Nancy E. Iwamoto, Steven J. Sanders, Timothy J. Callaghan, Stephen Yates, Austin Taranta, Jason C. Grooms, Kara L. Warrensford
-
Patent number: 9997592Abstract: A capacitor includes an elevationally inner capacitor electrode, an elevationally outer capacitor electrode, and capacitor insulator between the elevationally inner and outer capacitor electrodes. The elevationally inner capacitor electrode comprises a hollow longitudinally-elongated conductive cylinder-like portion and a non-hollow longitudinally-elongated conductive cylinder-like portion electrically coupled with the hollow cylinder-like portion. The non-hollow cylinder-like portion is radially of and extends longitudinally along a longitudinal side surface of the hollow cylinder-like portion. Additional embodiments and aspects are disclosed.Type: GrantFiled: December 1, 2015Date of Patent: June 12, 2018Assignee: Micron Technology, Inc.Inventor: Kenji Komeda
-
Patent number: 9934971Abstract: A method of forming an integrated circuit includes forming a patterned mask layer on a material layer, wherein the patterned mask layer has a plurality of first features, and a first distance between adjacent first features of the plurality of first features. The method further includes patterning the material layer to form the first features in the material layer. The method further includes increasing the first distance between adjacent first features of the plurality of first features to a second distance. The method further includes treating portions of the material layer exposed by the patterned mask layer. The method further includes removing the patterned mask layer; and removing non-treated portions of the material layer.Type: GrantFiled: May 1, 2017Date of Patent: April 3, 2018Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Tzu-Yen Hsieh, Ming-Ching Chang, Chun-Hung Lee, Yih-Ann Lin, De-Fang Chen, Chao-Cheng Chen
-
Patent number: 9928966Abstract: In one embodiment, a structure for an energy storage device may include a first nanostructured substrate having a conductive layer and a dielectric layer formed on the conductive layer. A second nanostructured substrate includes another conductive layer. A separator separates the first and second nanostructured substrates and allows ions of an electrolyte to pass through the separator. The structure may be a nanostructured electrolytic capacitor with the first nanostructured substrate forming a positive electrode and the second nanostructured substrate forming a negative electrode of the capacitor.Type: GrantFiled: December 28, 2012Date of Patent: March 27, 2018Assignee: INTEL CORPORATIONInventors: Zhaohui Chen, Donald S. Gardner, Bum Ki Moon, Charles W. Holzwarth, Cary L. Pint, Scott B. Clendenning
-
Patent number: 9853004Abstract: An apparatus relating generally to a substrate is disclosed. In this apparatus, a post extends from the substrate. The post includes a conductor member. An upper portion of the post extends above an upper surface of the substrate. An exterior surface of the post associated with the upper portion is in contact with a dielectric layer. The dielectric layer is disposed on the upper surface of the substrate and adjacent to the post to provide a dielectric collar for the post. An exterior surface of the dielectric collar is in contact with a conductor layer. The conductor layer is disposed adjacent to the dielectric collar to provide a metal collar for the post, where a top surface of each of the conductor member, the dielectric collar and the metal collar have formed thereon a bond structure for interconnection of the metal collar and the conductor member.Type: GrantFiled: October 18, 2016Date of Patent: December 26, 2017Assignee: Invensas CorporationInventor: Cyprian Emeka Uzoh
-
Patent number: 9793232Abstract: A standoff structure for providing improved interconnects is provided, wherein the structure employs nickel copper alloy or copper structures having increased resistivity.Type: GrantFiled: January 5, 2016Date of Patent: October 17, 2017Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Charles L. Arvin, Luc Guerin, Sylvain Ouimet, Sylvain Pharand, Thomas A. Wassick
-
Patent number: 9748139Abstract: A substrate having thereon a first dielectric layer, a second dielectric layer, and a hard mask layer is provided. A partial via is formed in the second dielectric layer and the hard mask layer. A first photoresist pattern with a first trench opening above the partial via and a second trench opening is formed on the hard mask layer. The hard mask layer and the second dielectric layer are etched through the first trench opening and the second trench opening, thereby forming a first dual damascene structure comprising a first trench and a first via, and a second trench in the second dielectric layer, respectively. A second photoresist pattern having a self-aligned via opening above the second trench is formed. The second dielectric layer is etched through the self-aligned via opening, thereby forming a second dual damascene structure comprising the second trench and a second via under the second trench.Type: GrantFiled: February 4, 2016Date of Patent: August 29, 2017Assignee: UNITED MICROELECTRONICS CORP.Inventors: En-Chiuan Liou, Yu-Cheng Tung
-
Patent number: 9673271Abstract: A method of making a capacitor with reduced variance comprises providing a bottom plate in a first metal layer, a first dielectric material over the bottom plate, and a middle plate in a second metal layer to form a first capacitor. The method also comprises measuring the capacitance of the first capacitor, and determining whether to couple none, one, or both of a second capacitor and a third capacitor in parallel with the first capacitor. The method may further comprise the steps of providing a second dielectric material over the middle plate, and providing a first top plate and a second top plate in a third metal layer to form the second capacitor, and a third capacitor. Electrical connections may be formed to couple one or both of the second capacitor and the third capacitor in parallel with the first capacitor based on the measured value of the first capacitor.Type: GrantFiled: October 12, 2015Date of Patent: June 6, 2017Assignee: Qorvo US, Inc.Inventors: Peter J. Zampardi, Brian Moser
-
Patent number: 9666661Abstract: A method of fabricating a metal-insulator-metal (MIM) capacitor structure on a substrate includes forming a patterned metal layer over the substrate; forming an insulator layer over the patterned metal layer; forming a second metal layer over the insulator layer; removing part of the insulating layer and part of the second metal layer thereby forming a substantially coplanar surface that is formed by the patterned metal layer, the insulator layer, and the second metal layer; removing a portion of the second metal layer and a portion of the patterned metal layer to form a fin from the insulator layer that protrudes beyond the first metal layer and the second metal layer; and forming an inter-metal dielectric layer over the fin.Type: GrantFiled: September 8, 2015Date of Patent: May 30, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chern-Yow Hsu, Shih-Chang Liu
-
Patent number: 9620608Abstract: An object is to use an electrode made of a less expensive material than gold (Au). A semiconductor device comprises: a first titanium layer that is formed to cover at least part of a semiconductor layer and is made of titanium; an aluminum layer that is formed on the first titanium layer on opposite side of the semiconductor layer and mainly consists of aluminum; a titanium nitride layer that is formed on the aluminum layer on opposite side of the first titanium layer and is made of titanium nitride; and an electrode layer that is formed on the titanium nitride layer on opposite side of the aluminum layer and is made of copper.Type: GrantFiled: May 16, 2014Date of Patent: April 11, 2017Assignee: TOYODA GOSEI CO., LTD.Inventors: Noriaki Murakami, Toru Oka
-
Patent number: 9595387Abstract: A capacitor forming method includes forming an electrically conductive support material over a substrate, with the support material containing at least 25 at % carbon. The method includes forming an opening through at least the support material where the opening has an aspect ratio of at least 20:1 within a thickness of the support material. After forming the opening, the method includes processing the support material to effect a reduction in conductivity, and forming a capacitor structure in the opening.Type: GrantFiled: May 16, 2014Date of Patent: March 14, 2017Assignee: Micron Technology, Inc.Inventor: Mark W. Kiehlbauch
-
Patent number: 9589093Abstract: A method of operating a computer system to improve via electromigration in an integrated circuit with multilevel interconnect. A method of operating a computer system to improve via electromigration in an integrated circuit with multilevel interconnect using via priority groups.Type: GrantFiled: December 19, 2014Date of Patent: March 7, 2017Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Qi-Zhong Hong
-
Patent number: 9576954Abstract: A method of filling trenches between gates includes forming a first and a second dummy gate over a substrate, the first and second dummy gates including a sacrificial gate material and a hard mask layer; forming a first gate spacer along a sidewall of the first dummy gate and a second gate spacer along a sidewall of the second dummy gate; performing an epitaxial growth process to form a source/drain on the substrate between the first and second dummy gates; disposing a conformal liner over the first and second dummy gates and the source/drain; disposing an oxide on the conformal liner between the first and second dummy gates; recessing the oxide to a level below the hard mask layers of the first and second dummy gates to form a recessed oxide; and depositing a spacer material over the recessed oxide between the first dummy gate and the second dummy gate.Type: GrantFiled: September 23, 2015Date of Patent: February 21, 2017Assignees: INTERNATIONAL BUSINESS MACHINES CORPORATION, GLOBALFOUNDRIES INC.Inventors: Andrew M. Greene, Sanjay C. Mehta, Balasubramanian S. Pranatharthiharan, Ruilong Xie
-
Patent number: 9391156Abstract: A method of manufacturing a semiconductor device is provided, including forming a gate electrode of a dummy transistor device on a semiconductor substrate, forming a high-k material layer over and adjacent to the gate electrode and forming a metal layer on the high-k material layer over and adjacent to the gate electrode to form a capacitor.Type: GrantFiled: August 28, 2014Date of Patent: July 12, 2016Assignee: GLOBALFOUNDRIES Inc.Inventors: Hans-Peter Moll, Peter Baars, Jan Hoentschel
-
Patent number: 9349653Abstract: A manufacturing method of a semiconductor structure is provided. The manufacturing method includes the following steps. A substrate is provided. A fin structure and an inter-layer dielectric layer are formed on the substrate. A plurality of gate structures is formed on the substrate. A cap layer is formed on the gate structures. A hard mask is formed on the cap layer. A first patterned photoresist layer covering the gate structures is formed on the hard mask. The hard mask is etched and patterned to form a patterned hard mask, such that the patterned hard mask covers the gate structures. A second patterned photoresist layer including a plurality of openings corresponding to the fin structure is formed on the patterned hard mask. The cap layer and the inter-layer dielectric layer are etched to form a plurality of first trenches exposing part of the fin structure.Type: GrantFiled: November 12, 2014Date of Patent: May 24, 2016Assignee: UNITED MICROELECTRONICS CORP.Inventors: Chao-Hung Lin, Shih-Hung Tsai, Ssu-I Fu, Chih-Sen Huang, Li-Wei Feng, Jyh-Shyang Jenq
-
Patent number: 9275873Abstract: A method, e.g., of forming and using a mask, includes forming an inverse mask over a dielectric layer; forming a mask layer conformally over the inverse mask; removing horizontal portions of the mask layer; and after removing the horizontal portions, simultaneously etching the inverse mask and vertical portions of the mask layer. The etching the inverse mask is at a greater rate than the etching the vertical portions of the mask layer. The etching the inverse mask removes the inverse mask, and the etching the vertical portions of the mask layer forms a mask comprising rounded surfaces distal from the dielectric layer. Recesses are formed in the dielectric layer using the mask. Locations of the inverse mask correspond to fewer than all locations of the recesses.Type: GrantFiled: September 26, 2013Date of Patent: March 1, 2016Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tsung-Min Huang, Chung-Ju Lee
-
Patent number: 9034753Abstract: A method is disclosed that includes forming a conductive logic contact in a logic area of a semiconductor device, forming a bit line contact and a capacitor contact in a memory array of the semiconductor device, and performing at least one first common process to form a first metallization layer comprising a first conductive line in the logic area that is conductively coupled to the conductive logic contact and a bit line in the memory array that is conductively coupled to the bit line contact. The method further includes performing at least one second common process to form a second metallization layer comprising a first conductive structure conductively coupled to the first conductive line in the logic area and a second conductive structure in the memory array that that is conductively coupled to the capacitor contact.Type: GrantFiled: June 20, 2011Date of Patent: May 19, 2015Assignee: GLOBALFOUNDRIES Inc.Inventors: Till Schloesser, Peter Baars
-
Patent number: 9029252Abstract: A nanostructure, an optical device including the nanostructure, and methods of manufacturing the nanostructure and the optical device. A method of manufacturing a nanostructure may include forming a block copolymer template layer and a precursor pattern of metal coupled to the block copolymer template layer on a graphene layer, and forming a metal nanopattern on the graphene layer by removing the block copolymer template layer and reducing the precursor pattern.Type: GrantFiled: February 12, 2014Date of Patent: May 12, 2015Assignees: Samsung Electronics Co., Ltd., Unist Academy—Industry Research CorporationInventors: Un-jeong Kim, Jin-eun Kim, Young-geun Roh, Soo-jin Park, Yeon-sang Park, Seung-min Yoo, Chang-won Lee, Jae-soong Lee, Sang-mo Cheon
-
Patent number: 9012299Abstract: In a method of fabricating a metal-insulator-metal (MIM) device, initially, a first electrode is provided. An oxide layer is provided on the first electrode, and a protective layer is provided on the oxide layer. An opening through the protective layer is provided to expose a portion of the oxide layer, and a portion of the first electrode underlying the exposed portion of the oxide layer is oxidized. A second electrode is provided in contact with the exposed portion of the oxide layer. In alternative embodiments, the initially provided oxide layer may be eliminated, and spacers of insulating material may be provided in the opening.Type: GrantFiled: August 14, 2014Date of Patent: April 21, 2015Assignee: Spansion LLCInventors: Steven Avanzino, Tzu-Ning Fang, Swaroop Kaza, Dong-Xiang Liao, Wai Lo, Christie Marrian, Sameer Haddad
-
Patent number: 8993403Abstract: The present invention provides a socket by which a capacitor element can be produced without causing contamination of chemical conversion treatment liquid or semiconductor layer forming liquid even if the chemical conversion treatment liquid or the semiconductor layer forming liquid has a corrosive property, and a lead wire of a positive electrode can be stably retained even if diameters of the lead wires are difference. The socket (1) of the present invention is provided with a conductive socket body portion (2) having an insertion port, a resin insulation portion (5) covering a part of the socket body portion (2) so as not to close an insertion port (37), and a resin coating portion (3) coating at least the insertion portion (37) of the socket body portion (2).Type: GrantFiled: December 13, 2010Date of Patent: March 31, 2015Assignee: Showa Denko K.K.Inventor: Kazumi Naito
-
Patent number: 8969105Abstract: Processes for forming an actuator having a curved piezoelectric membrane are disclosed. The processes utilize a profile-transferring substrate having a curved surface surrounded by a planar surface to form the curved piezoelectric membrane. The piezoelectric material used for the piezoelectric actuator is deposited on at least the curved surface of the profile-transferring substrate before the profile-transferring substrate is removed from the underside of the curved piezoelectric membrane. The resulting curved piezoelectric membrane includes grain structures that are columnar and aligned, and all or substantially all of the columnar grains are locally perpendicular to the curved surface of the piezoelectric membrane.Type: GrantFiled: July 22, 2011Date of Patent: March 3, 2015Assignee: FUJIFILM CorporationInventors: Paul A. Hoisington, Jeffrey Birkmeyer, Andreas Bibl, Mats G. Ottosson, Gregory De Brabander, Zhenfang Chen, Mark Nepomnishy, Shinya Sugimoto
-
Patent number: 8946854Abstract: A metal-insulator-metal (MIM) capacitor structure includes a first dielectric layer, a first damascene electrode layer, an insulating barrier layer, a second dielectric layer and a second damascene electrode layer. The first damascene electrode layer is formed in the first dielectric layer. The insulating barrier layer covers the first dielectric layer and the first damascene electrode layer, and is a single layer structure. The second dielectric layer is formed on the insulating barrier layer. The second damascene electrode layer is formed in the second dielectric layer and is contacted with the insulating barrier layer. The MIM capacitor structure can includes a dual damascene structure formed in the second dielectric layer and the insulating barrier layer and electrically connected to the first damascene electrode layer. A method for manufacturing the MIM capacitor structure is also provided.Type: GrantFiled: November 9, 2011Date of Patent: February 3, 2015Assignee: United Microelectronics CorporationInventors: Ji Feng, Duan-Quan Liao, Hai-Long Gu, Ying-Tu Chen
-
Patent number: 8946047Abstract: A method for fabricating a capacitor includes: forming a storage node contact plug over a substrate; forming an insulation layer having an opening exposing a surface of the storage node contact plug over the storage contact plug; forming a conductive layer for a storage node over the insulation layer and the exposed surface of the storage node contact plug through two steps performed at different temperatures; performing an isolation process to isolate parts of the conductive layer; and sequentially forming a dielectric layer and a plate electrode over the isolated conductive layer.Type: GrantFiled: June 4, 2010Date of Patent: February 3, 2015Assignee: SK Hynix Inc.Inventors: Jin-Hyock Kim, Seung-Jin Yeom, Ki-Seon Park, Han-Sang Song, Deok-Sin Kil, Jae-Sung Roh