Multi-layer Diode, E.g., Pnpn Or Npnp Diode (epo) Patents (Class 257/E21.361)
-
Patent number: 8772836Abstract: To provide a semiconductor device in which a rectifying element capable of reducing a leak current in reverse bias when a high voltage is applied and reducing a forward voltage drop Vf and a transistor element are integrally formed on a single substrate. A semiconductor device has a transistor element and a rectifying element on a single substrate. The transistor element has an active layer formed on the substrate and three electrodes (source electrode, drain electrode, and gate electrode) disposed on the active layer. The rectifying element has an anode electrode disposed on the active layer, a cathode electrode which is the drain electrode, and a first auxiliary electrode between the anode electrode and cathode electrode.Type: GrantFiled: March 8, 2011Date of Patent: July 8, 2014Assignee: Sanken Electric Co., Ltd.Inventor: Osamu Machida
-
Patent number: 8686515Abstract: A mesa-type bidirectional vertical power component, including a substrate of a first conductivity type; a layer of the second conductivity type on each side of the substrate; first regions of the first conductivity type in each of the layers of the second conductivity type; and, at the periphery of each of its surfaces, two successive grooves, the internal groove crossing the layers of the second conductivity type, second doped regions of the first conductivity type being formed under the surface of the external grooves and having the same doping profile as the first regions.Type: GrantFiled: December 21, 2011Date of Patent: April 1, 2014Assignee: STMicroelectronics (Tours) SASInventors: Yannick Hague, Samuel Menard
-
Patent number: 8629467Abstract: A semiconductor device in which the wiring resistance and parasitic inductance of a semiconductor package configuring a power semiconductor module is reduced. In the semiconductor device, a semiconductor chip with an IGBT formed therein and a diode chip are mounted over the upper surface of a die pad. An emitter pad of the semiconductor chip and an anode pad of the diode chip are coupled with a lead by an Al wire. One end of the lead is located in a higher position than the upper surface of the die pad in order to shorten the length of the Al wire for coupling the emitter pad and the lead.Type: GrantFiled: June 26, 2012Date of Patent: January 14, 2014Assignee: Renesas Electronics CorporationInventors: Takamitsu Kanazawa, Toshiyuki Hata
-
Patent number: 8587094Abstract: A semiconductor device having an active element and an MIM capacitor and a structure capable of reducing the number of the manufacturing steps thereof and a manufacturing method therefor are provided. The semiconductor device has a structure that the active element having an ohmic electrode and the MIM capacitor having a dielectric layer arranged between a lower electrode and an upper electrode are formed on a semiconductor substrate, wherein the lower electrode and ohmic electrode have the same structure. In an MMIC 100 in which an FET as an active element and the MIM capacitor are formed on a GaAs substrate 10, for example, a source electrode 16a and a drain electrode 16b, which are ohmic electrodes of the FET, are manufactured simultaneously with a lower electrode 16c of the MIM capacitor. Here the electrodes are formed with the same metal.Type: GrantFiled: May 25, 2011Date of Patent: November 19, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Hisao Kawasaki
-
Patent number: 8441104Abstract: A semiconductor device formed on a substrate includes a first diode junction formation, a second diode junction formation, and at least one through-silicon-via (TSV), in which a cathode and an anode of the first diode are cross-connected to an anode and cathode of the second diode through the at least one TSV for achieving electrical robustness in through-silicon-via based integrated circuits, including photosensitive devices and circuits for signal processing applications.Type: GrantFiled: November 16, 2011Date of Patent: May 14, 2013Assignee: Analog Devices, Inc.Inventors: Lejun Hu, Srivatsan Parthasarathy, Michael Coln, Javier Salcedo
-
Patent number: 8420496Abstract: A PIN diode has an n? drift layer, a p anode layer, an n buffer layer, an n+ layer, a front surface electrode and a back surface electrode. The n+ layer has an impurity concentration having a stepwise profile substantially fixed for a predetermined depth measured from a second major surface. The n buffer layer has an impurity concentration gently decreasing as seen at the n+ layer toward n? drift layer. The n? drift layer has an impurity concentration reflecting that of the semiconductor substrate and thus substantially fixed depthwise. The p anode layer has an impurity concentration relatively steeply decreasing as seen at a first major surface toward the n? drift layer. Thus there can be provided a semiconductor device that can provide characteristics, as desired, with high precision to accommodate the product applied, and a method of fabricating the semiconductor device.Type: GrantFiled: August 19, 2010Date of Patent: April 16, 2013Assignee: Mitsubishi Electric CorporationInventor: Hidenori Fujii
-
Patent number: 8415685Abstract: A light-emitting element has a cathode, an anode, a light-emitting portion interposed between the cathode and the anode and having a light-emitting layer that emits light on energization between the cathode and the anode, and a hole-injection layer interposed between and in direct contact with the anode and the light-emitting layer and having a capability of receiving holes, and the hole-injection layer is mainly composed of a benzidine derivative.Type: GrantFiled: November 12, 2010Date of Patent: April 9, 2013Assignee: Seiko Epson CorporationInventors: Tetsuji Fujita, Hidetoshi Yamamoto, Shinichi Iwata, Koji Yasukawa
-
Patent number: 8389354Abstract: A method for operating a semiconductor power device by in a forward conducting mode instead of an avalanche mode during a voltage fly-back during an inductive switch operation for absorbing a transient energy with less stress. The method includes a step of clamping the semiconductor power device with a Zener diode connected between a gate metal and a drain metal of the semiconductor power device to function as a gate-drain (GD) clamp diode with the GD clamp diode having an avalanche voltage lower than a source/drain avalanche voltage of the semiconductor power device whereby as the voltage fly-back inducing a drain voltage increase rapidly reaching the avalanche voltage of the GD clamp diode for generating the forward conducting mode.Type: GrantFiled: March 19, 2009Date of Patent: March 5, 2013Assignee: Force-MOS Technology CorporationInventor: Fwu-Iuan Hshieh
-
Patent number: 8362553Abstract: A method includes forming elongate structures on a first substrate, such that the material composition of each elongate structure varies along its length so as to define first and second physically different sections in the elongate structures. First and second physically different devices are then defined in the elongate structures. Alternatively, the first and second physically different sections may be defined in the elongate structures after they have been fabricated. The elongate structures may be encapsulated and transferred to a second substrate. The invention provides an improved method for the formation of a circuit structure that requires first and second physically different devices to be provided on a common substrate. In particular, only one transfer step is necessary.Type: GrantFiled: April 12, 2011Date of Patent: January 29, 2013Assignee: Sharp Kabushiki KaishaInventors: Thomas Heinz-Helmut Altebaeumer, Stephen Day, Jonathan Heffernan
-
Patent number: 8330198Abstract: A device for preventing current-leakage is located between a transistor and a capacitor of a memory cell. The two terminals of the device for preventing current-leakage are respectively connected with a slave terminal of the transistor and an electric pole of the capacitor. The device for preventing current-leakage has at least two p-n junctions. The device for preventing current-leakage is a lateral silicon controlled rectifier, a diode for alternating current, or a silicon controlled rectifier. By utilizing the driving characteristic of the device for preventing current-leakage, electric charge stored in the capacitor hardly passes through the device for preventing current-leakage when the transistor is turned off to improve the current-leakage problem.Type: GrantFiled: April 12, 2010Date of Patent: December 11, 2012Assignee: Inotera Memories, Inc.Inventors: Shin Bin Huang, Chung-Lin Huang, Ching-Nan Hsiao, Tzung Han Lee
-
Patent number: 8314422Abstract: A light emitting device is provided. The light emitting device includes a light emitting structure including a first conductive semiconductor layer, an active layer, and a second conductive semiconductor layer, a first dielectric layer over a cavity where a part of the light emitting structure is removed, a second electrode layer over the first dielectric layer, a second dielectric layer over the light emitting structure above the cavity, and a first electrode over the second dielectric layer.Type: GrantFiled: November 12, 2010Date of Patent: November 20, 2012Assignee: LG Innotek Co., Ltd.Inventor: Sung Min Hwang
-
Patent number: 8304856Abstract: A serially-connected diode pair made of diodes having a high withstand voltage and a low on-resistance is formed based on a high withstand voltage vertical PNP bipolar transistor process technology. Two of the diode pairs are connected in parallel to form a bridge so that there is formed a high-efficiency full-wave rectifier circuit that is free from a leakage current due to a parasitic transistor. The serially-connected diode pair is formed by connecting a diode composed of a P type semiconductor substrate, that makes an anode, and an N type buried layer, that makes a cathode, and a diode composed of a P+ type conductive layer, that makes an anode, and an N type epitaxial layer, that makes a cathode, in series with an electrode AC1.Type: GrantFiled: September 13, 2010Date of Patent: November 6, 2012Assignees: Sanyo Semiconductor Co., Ltd., Sanyo Semiconductor Manufacturing Co., Ltd., Semiconductor Components Industries, LLCInventors: Keiji Mita, Yasuhiro Tamada, Masao Takahashi, Takao Maruyama
-
Patent number: 8222651Abstract: A semiconductor device in which the wiring resistance and parasitic inductance of a semiconductor package configuring a power semiconductor module is reduced. In the semiconductor device, a semiconductor chip with an IGBT formed therein and a diode chip are mounted over the upper surface of a die pad. An emitter pad of the semiconductor chip and an anode pad of the diode chip are coupled with a lead by an Al wire. One end of the lead is located in a higher position than the upper surface of the die pad in order to shorten the length of the Al wire for coupling the emitter pad and the lead.Type: GrantFiled: May 8, 2010Date of Patent: July 17, 2012Assignee: Renesas Electronics CorporationInventors: Takamitsu Kanazawa, Toshiyuki Hata
-
Patent number: 8125006Abstract: An integrated circuit comprising an array of memory cells and a corresponding production method are described. Each memory cell comprises a resistively switching memory element and a vertical selection diode coupled to a selection line in a selection line trench for selecting one cell from the plurality of memory cells. A selection line is coupled to the vertical selection diode at one vertical sidewall of the selection line trench.Type: GrantFiled: August 8, 2008Date of Patent: February 28, 2012Assignee: Qimonda AGInventors: Ulrike Gruening-von Schwerin, Peter Baars, Klaus Muemmler, Stefan Tegen, Thomas Happ
-
Publication number: 20120007049Abstract: The present invention provides a nitride-based semiconductor device. The nitride-based semiconductor device includes: a base substrate having a diode structure; an epi-growth film disposed on the base substrate; and an electrode part disposed on the epi-growth film, wherein the diode structure includes: first-type semiconductor layers; and a second-type semiconductor layer which is disposed within the first-type semiconductor layers and has both sides covered by the first-type semiconductor layers.Type: ApplicationFiled: November 2, 2010Publication date: January 12, 2012Inventors: Woo Chul JEON, Ki Yeol Park, Jung Hee Lee, Young Hwan Park
-
Patent number: 8035115Abstract: A semiconductor apparatus includes a substrate; and a plurality of semiconductor thin films formed on said substrate, each of said semiconductor thin films having a pn-junction, and electrodes of p-type and n-type for injecting carriers to the pn-junction, wherein said semiconductor thin films are formed so that all or a part of said pn-junctions are connected serially. As different from a semiconductor thin film constituted of a single pn-junction, the light emission with the invented semiconductor apparatus is the summation of the light emission intensities of the entire pn-junctions, so that the light emitting intensity can be increased largely.Type: GrantFiled: May 11, 2006Date of Patent: October 11, 2011Assignee: Oki Data CorporationInventors: Mitsuhiko Ogihara, Takahito Suzuki, Hiroshi Kurokawa, Taishi Kaneto
-
Patent number: 7947548Abstract: A method includes forming elongate structures (5) on a first substrate (3), such that the material composition of each elongate structure (7) varies along its length so as to define first and second physically different sections in the elongate structures. First and second physically different devices (1, 2) are then defined in the elongate structures. Alternatively, the first and second physically different sections may be defined in the elongate structures after they have been fabricated. The elongate structures may be encapsulated and transferred to a second substrate (7). The invention provides an improved method for the formation of a circuit structure that requires first and second physically different devices (1,2) to be provided on a common substrate. In particular, only one transfer step is necessary.Type: GrantFiled: March 30, 2009Date of Patent: May 24, 2011Assignee: Sharp Kabushiki KaishaInventors: Thomas Heinz-Helmut Altebaeumer, Stephen Day, Jonathan Heffernan
-
Patent number: 7939414Abstract: Methods for forming a bipolar junction transistor device are described herein. A method for forming the bipolar junction transistor device may include doping a first portion of a substrate with a first dopant to form a base pick-up region, and after doping the first portion of the substrate, doping a second portion of the substrate with a second dopant to form at least one emitter region. A bipolar junction transistor device may include a floating collector, in which case the bipolar junction transistor device may be operated as a diode for improved emitter current.Type: GrantFiled: October 4, 2010Date of Patent: May 10, 2011Assignee: Marvell International Ltd.Inventors: Pantas Sutardja, Albert Wu, Chien-Chuan Wei, Runzi Chang, Winston Lee, Peter Lee
-
Patent number: 7863080Abstract: Dichlorosilane and diborane are deposited on the titanium-based alloy film to grow a p+ type back surface field film. The temperature is raised to grow a p? type light-soaking film on the p+ type back surface field film. Phosphine is deposited on the p? type light-soaking film to form an n+ type emitter. Thus, an n+-p?-p+ laminate is provided on the titanium-based alloy film. SiCNO:Ar plasma is used to passivate the n+-p?-p+ laminate, thus forming an anti-reflection film of SiCN/SiO2 on the n+ type emitter. The n+-p?-p+ laminate is etched in a patterned mask process. A p? type ohmic contact is formed on the titanium-based alloy film. The anti-reflection film is etched in a patterned mask process. The n+ type emitter is coated with a titanium/palladium/silver alloy film that is annealed in hydrogen. An n? type ohmic contact is formed on the n+ type emitter.Type: GrantFiled: January 7, 2008Date of Patent: January 4, 2011Assignee: Atomic Energy Council-Institute of Nuclear EnergyInventors: Tsun-Neng Yang, Shan-Ming Lan, Chin-Chen Chiang, Wei-Yang Ma, Chien-Te Ku, Yu-Hsiang Huang
-
Patent number: 7846785Abstract: In some aspects, a method of forming a memory cell is provided that includes (1) forming a first conductor above a substrate; (2) forming a diode above the first conductor; (3) forming a reversible resistance-switching element above the first conductor using a selective deposition process; and (4) forming a second conductor above the diode and the reversible resistance-switching element. Numerous other aspects are provided.Type: GrantFiled: June 29, 2007Date of Patent: December 7, 2010Assignee: SanDisk 3D LLCInventors: April Schricker, Brad Herner, Michael W. Konevecki
-
Patent number: 7807539Abstract: Methods for forming a bipolar junction transistor device are described herein. A method for forming the bipolar junction transistor device may include doping a first portion of a substrate with a first dopant to form a base pick-up region, and after doping the first portion of the substrate, doping a second portion of the substrate with a second dopant to form at least one emitter region. A bipolar junction transistor device may include a floating collector, in which case the bipolar junction transistor device may be operated as a diode for improved emitter current.Type: GrantFiled: March 26, 2008Date of Patent: October 5, 2010Assignee: Marvell International Ltd.Inventors: Pantas Sutardja, Albert Wu, Chien-Chuan Wei, Runzi Chang, Winston Lee, Peter Lee
-
Patent number: 7786545Abstract: Disclosed are an image sensor and a method for manufacturing the same. The image sensor includes a substrate provided with a transistor circuit, first and second interconnections separated from each other on the substrate, a first conductive-type conductive layer formed at side surfaces of the first interconnection, a second conductive-type conductive layer formed at side surfaces of the second interconnection, and an intrinsic layer formed between the first and second conductive-type conductive layers thereby forming a P-I-N structure.Type: GrantFiled: August 3, 2009Date of Patent: August 31, 2010Assignee: Dongbu Hitek Co., Ltd.Inventor: Seoung Hyun Kim
-
Patent number: 7749798Abstract: An image sensing circuit and method is disclosed, wherein a photodiode is formed in a substrate through a series of angled implants. The photodiode is formed by a first, second and third implant, wherein at least one of the implants are angled so as to allow the resulting photodiode to extend out beneath an adjoining gate. Under an alternate embodiment, a fourth implant is added, under an increased implant angle, in the region of the second implant. The resulting photodiode structure substantially reduces or eliminates transfer gate subthreshold leakage.Type: GrantFiled: March 31, 2005Date of Patent: July 6, 2010Assignee: Aptina Imaging CorporationInventors: Howard E. Rhodes, Richard A. Mauritzson, Inna Patrick
-
Patent number: 7732869Abstract: Channel regions continuous with transistor cells are disposed also below a gate pad electrode. The channel region below the gate pad electrode is fixed to a source potential. Thus, a predetermined reverse breakdown voltage between a drain and a source is secured without forming a p+ type impurity region below the entire lower surface of the gate pad electrode. Furthermore, a protection diode is formed in polysilicon with a stripe shape below the gate pad electrode.Type: GrantFiled: September 25, 2007Date of Patent: June 8, 2010Assignees: Sanyo Electric Co., Ltd., Sanyo Semiconductor Co., Ltd.Inventors: Yasunari Noguchi, Eio Onodera, Hiroyasu Ishida
-
Patent number: 7645646Abstract: In the manufacture of an electronic device such as an active matrix display, a vertical amorphous PIN photodiode or similar thin-film diode (D) is advantageously integrated with a polysilicon TFT (TFT1, TFT2) in a manner that permits a good degree of optimization of the respective TFT and diode properties while being compatible with the complex pixel context of the display. High temperature processes for making the active semiconductor film (10) of the TFT more crystalline than an active semiconductor film (40) of the diode and for forming the source and drain doped regions (s1,s2, d1,d2) of the TFT are carried out before depositing the active semiconductor film (40) of the diode. Thereafter, the lateral extent of the diode is defined by etching while protecting with an etch-stop film (30) an interconnection film (20) that can provide a doped bottom electrode region (41) of the diode as well as one of the doped regions (s2, g1) of the TFT.Type: GrantFiled: August 6, 2003Date of Patent: January 12, 2010Assignee: Koninklijke Philips Electronics N.V.Inventor: Nigel D. Young
-
Publication number: 20090309128Abstract: A high-voltage, low-leakage, bidirectional electrostatic discharge (ESD, or other electrical overstress) protection device includes a doped well disposed between the terminal regions and the substrate. The device includes an embedded diode for conducting current in one direction, and a transistor feedback circuit for conducting current in the other direction. Variations in the dimensions and doping of the doped well, as well as external passive reference via resistor connections, allow the circuit designer to flexibly adjust the operating characteristics of the device, such as trigger voltage and turn-on speed, to suit the required mixed-signal operating conditions.Type: ApplicationFiled: June 13, 2008Publication date: December 17, 2009Applicant: ANALOG DEVICES, INC.Inventors: Javier A. Salcedo, Jean-Jacques Hajjar, Todd Thomas
-
Patent number: 7615417Abstract: An ESD protection circuit is formed at the input/output interface contact of an integrated circuit to protect the integrated circuit from damage caused by an ESD event. The ESD protection circuit has a polysilicon bounded SCR connected between a signal input/output interface contact of the integrated circuit and a power supply connection of the integrated circuit and a biasing circuit. The biasing circuit is connected to the polysilicon bounded SCR to bias the polysilicon bounded SCR to turn on more rapidly during the ESD event. The biasing circuit is formed by at least one polysilicon bounded diode and a first resistance. Other embodiments of the biasing circuit include a resistor/capacitor biasing circuit and a second diode triggering biasing circuit.Type: GrantFiled: September 12, 2007Date of Patent: November 10, 2009Assignees: Chartered Semiconductor Manufacturing Ltd., Agilent Technologies, Inc.Inventors: Indrajit Manna, Lo Keng Foo, Tan Pee Ya, Raymond Filippi
-
Patent number: 7585696Abstract: Disclosed are an image sensor and a method for manufacturing the same. The image sensor includes a substrate provided with a transistor circuit, first and second interconnections separated from each other on the substrate, a first conductive-type conductive layer formed at side surfaces of the first interconnection, a second conductive-type conductive layer formed at side surfaces of the second interconnection, and an intrinsic layer formed between the first and second conductive-type conductive layers thereby forming a P-I-N structure.Type: GrantFiled: August 21, 2007Date of Patent: September 8, 2009Assignee: Dongbu Hitek Co., Ltd.Inventor: Seoung Hyun Kim
-
Publication number: 20080316795Abstract: A method of making a nonvolatile memory device includes forming a first electrode, forming at least one nonvolatile memory cell comprising a silicon, germanium or silicon-germanium diode, doping the diode with at least one of nitrogen or carbon, and forming a second electrode over the at least one nonvolatile memory cell.Type: ApplicationFiled: June 25, 2007Publication date: December 25, 2008Inventors: S. Brad Herner, Mark H. Clark, Tanmay Kumar
-
Publication number: 20080131988Abstract: A nitride semiconductor light emitting device and a method of manufacturing the same are disclosed. The nitride semiconductor light emitting device comprises an n-type nitride semiconductor layer formed on a substrate, an active layer formed on the n-type nitride semiconductor layer, a p-type nitride semiconductor layer formed on the active layer, an undoped GaN layer formed on the p-type nitride semiconductor layer, an AlGaN layer formed on the undoped GaN layer to form a two-dimensional electron gas (2DEG) layer at a bonding interface between the AlGaN layer and the undoped GaN layer, and an n-side electrode and a p-side electrode respectively formed on the n-type nitride semiconductor layer and the AlGaN layer to be connected to each other. As a hetero-junction structure of GaN/AlGaN is formed on the p-type nitride semiconductor layer, contact resistance between the p-type nitride semiconductor layer and the p-side electrode is enhanced by virtue of tunneling effect through the 2DEG layer.Type: ApplicationFiled: January 17, 2008Publication date: June 5, 2008Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Jae Hoon Lee, Jeong Tak Oh, Jin Sub Park
-
Patent number: 7317213Abstract: A semiconductor device includes: a center region; a periphery region; and a semiconductor layer including pairs of a first region having a first impurity amount and a second region having a second impurity amount. The first and the second regions are alternately aligned in a plane. The periphery region includes an utmost outer and an utmost inner periphery pairs. The utmost outer periphery pair has a difference between the second and the first impurity amounts, which is smaller than a maximum difference in the periphery region. The utmost inner periphery pair has a difference between the second and the first impurity amounts, which is larger than a difference in the center region.Type: GrantFiled: August 26, 2005Date of Patent: January 8, 2008Assignee: DENSO CORPORATIONInventors: Hitoshi Yamaguchi, Tomoatsu Makino, Yoshiyuki Hattori, Kyoko Okada