Using Full Isolation By Porous Oxide Silicon, I.e., Fipos Technique (epo) Patents (Class 257/E21.565)
-
Patent number: 9985159Abstract: Methods for forming passivated contacts include implanting compound-forming ions into a substrate to about a first depth below a surface of the substrate, and implanting dopant ions into the substrate to about a second depth below the surface. The second depth may be shallower than the first depth. The methods also include annealing the substrate.Type: GrantFiled: November 11, 2016Date of Patent: May 29, 2018Assignee: Alliance for Sustainable Energy, LLCInventors: David L. Young, Pauls Stradins, William Nemeth
-
Patent number: 8652929Abstract: The present invention discloses a CMOS device of reducing charge sharing effect and a fabrication method thereof. The present invention has an additional isolation for trapping carriers disposed right below an isolation region. the material of the additional isolation region is porous silicon. Since porous silicon is a functional material of spongy structure by electrochemistry anodic oxidizing monocrystalline silicon wafer, there are a large number of microvoids and dangling bonds on the surface layer of the porous silicon. These defects may form defect states in a center of forbidden band of the porous silicon, the defect states may trap carriers so as to cause an increased resistance. And with an increase of density of corrosion current, porosity increases, and defects in the porous silicon increase.Type: GrantFiled: April 16, 2012Date of Patent: February 18, 2014Assignee: Peking UniversityInventors: Ru Huang, Fei Tan, Xia An, Qianqian Huang, Dong Yang, Xing Zhang
-
Patent number: 8216933Abstract: A method of depositing a bilayer of tungsten over tungsten nitride by a plasma sputtering process in which krypton is used as the sputter working gas during the tungsten deposition. Argon may be used as the sputtering working gas during the reactive sputtering deposition of tungsten nitride. The beneficial effect of reduction of tungsten resistivity is increased when the thickness of the tungsten layer is less than 50 nm and further increased when less than 35 nm. The method may be used in forming a gate stack including a polysilicon layer over a gate oxide layer over a silicon gate region of a MOS transistor in which the tungsten nitride acts as a barrier. A plasma sputter chamber in which the invention may be practiced includes gas sources of krypton, argon, and nitrogen.Type: GrantFiled: August 31, 2010Date of Patent: July 10, 2012Assignee: Applied Materials, Inc.Inventors: Wei D. Wang, Srinivas Gandikota, Kishore Lavu
-
Publication number: 20100221867Abstract: A lost cost method for fabricating SOI substrates is provided. The method includes forming a stack of p-type doped amorphous Si-containing layers on a semiconductor region of a substrate by utilizing an evaporation deposition process. A solid phase recrystallization step is then performed to convert the amorphous Si-containing layers within the stack into a stack of p-type doped single crystalline Si-containing layers. After recrystallization, the single crystalline Si-containing layers are subjected to anodization and at least an oxidation step to form an SOI substrate. Solar cells and/or other semiconductor devices can be formed on the upper surface of the inventive SOI substrate.Type: ApplicationFiled: May 6, 2009Publication date: September 2, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Stephen W. Bedell, Joel P. de Souza, Keith E. Fogel, Harold J. Hovel, Daniel A. Inns, Jeehwan Kim, Devendra K. Sadana, Katherine L. Saenger, Ghavam G. Shahidi
-
Patent number: 7768089Abstract: A semiconductor device comprises a semiconductor substrate comprised of an interposer having one surface and a semiconductor element provided on the one surface of the interposer, the semiconductor element including a light receiving portion for receiving light thereon; a transparent substrate having light-transmitting property and one surface facing the light receiving portion, the transparent substrate arranged in a spaced-apart relationship with the one surface of the interposer through a gap formed between the one surface of the interposer and the one surface of the transparent substrate; and a spacer formed in a shape of a frame, the spacer positioned between the one surface of the interposer and the one surface of the transparent substrate for regulating the gap, and the spacer having an inner surface and an outer surface, wherein the one surface of the interposer, the one surface of the transparent substrate and the inner surface of the spacer form a space which is hermetically sealed, and wherein theType: GrantFiled: June 19, 2008Date of Patent: August 3, 2010Assignee: Sumitomo Bakelite Company, Ltd.Inventors: Takashi Hirano, Toyosei Takahashi, Toshihiro Sato, Masakazu Kawata
-
Patent number: 7723760Abstract: The present invention is a MEMS-based two-phase LHP (loop heat pipe) and CPL (capillary pumped loop) using semiconductor grade silicon and microlithographic/anisotrophic etching techniques to achieve a planar configuration. The principal working material is silicon (and compatible borosilicate glass where necessary), particularly compatible with the cooling needs for electronic and computer chips and package cooling. The microloop heat pipes (?LHP™) utilize cutting edge microfabrication techniques. The device has no pump or moving parts, and is capable of moving heat at high power densities, using revolutionary coherent porous silicon (CPS) wicks. The CPS wicks minimize packaging thermal mismatch stress and improves strength-to-weight ratio. Also burst-through pressures can be controlled as the diameter of the coherent pores can be controlled on a sub-micron scale. The two phase planar operation provides extremely low specific thermal resistance (20-60 w/cm2).Type: GrantFiled: October 31, 2007Date of Patent: May 25, 2010Assignee: University of CincinnatiInventors: H. Thurman Henderson, Ahmed Shuja, Srinivas Parimi, Frank M. Gerner, Praveen Medis
-
Patent number: 7659581Abstract: A compressive stress is applied to a channel region of a PFET by structure including a discrete dielectric stressor element that fully underlies the bottom surface of an active semiconductor region in which the source, drain and channel region of the PFET is disposed. In particular, the dielectric stressor element includes a region of collapsed oxide which fully contacts the bottom surface of the active semiconductor region such that it has an area coextensive with an area of the bottom surface. Bird's beak oxide regions at edges of the dielectric stressor element apply an upward force at edges of the dielectric stressor element to impart a compressive stress to the channel region of the PFET.Type: GrantFiled: November 30, 2005Date of Patent: February 9, 2010Assignee: International Business Machines CorporationInventors: Dureseti Chidambarrao, Brian J. Greene, Kern Rim
-
Method for controlling properties of conformal silica nanolaminates formed by rapid vapor deposition
Patent number: 7297608Abstract: A method employing atomic layer deposition rapid vapor deposition (RVD) conformally deposits a dielectric material on small features of a substrate surface. The resulting dielectric film is then annealed using a high density plasma (HDP) at a temperature under 500° C. in an oxidizing environment. The method includes the following three principal operations: exposing a substrate surface to an aluminum-containing precursor gas to form a substantially saturated layer of aluminum-containing precursor on the substrate surface; exposing the substrate surface to a silicon-containing precursor gas to form the dielectric film; and annealing the dielectric film in a low temperature oxygen-containing high density plasma. The resulting film has improved mechanical properties, including minimized seams, improved WERR, and low intrinsic stress, comparable to a high temperature annealing process (˜800° C.), but without exceeding the thermal budget limitations of advanced devices.Type: GrantFiled: June 22, 2004Date of Patent: November 20, 2007Assignee: Novellus Systems, Inc.Inventors: George D. Papasouliotis, Raihan M. Tarafdar, Ron Rulkens, Dennis M. Hausmann, Jeff Tobin, Adrianne K. Tipton, Bunsen Nie -
Patent number: 7256145Abstract: Disclosed is a method of manufacturing a semiconductor device which can form, as a gate insulation film, an oxide film of Hf1-xAlx (0<x<0.3) having a small shift in flat band voltage. The method comprises the steps of (a) heating a silicon substrate in a reaction chamber; and (b) supplying film-forming gas containing source gas, which contains metal compound of Hf and metal compound of Al in carrier gas, and hydrogen gas to a surface of the heated silicon substrate, and depositing on the silicon substrate an HfAlO film as a high-dielectric-constant insulation film having a higher specific dielectric constant than that of silicon oxide, by thermal CVD.Type: GrantFiled: January 27, 2005Date of Patent: August 14, 2007Assignee: Fujitsu LimitedInventor: Masaomi Yamaguchi
-
Publication number: 20070108593Abstract: The present invention provides a zeolite sol which can be formed into a porous film that can be thinned to an intended thickness by a method used in the ordinary semiconductor process, that excels in dielectric properties, adhesion, film consistency and mechanical strength, and that can be easily thinned; a composition for film formation; a porous film and a method for forming the same; and a high-performing and highly reliable semiconductor device which contains this porous film inside. More specifically, the zeolite sol is prepared by hydrolyzing and decomposing a silane compound expressed by a general formula: Si(OR1)4 (wherein R1 represents a straight-chain or branched alkyl group having 1 to 4 carbons, and when there is more than one R1, the R1s can be independent and the same as or different from each other) in a conventional coating solution for forming a porous film in the presence of a structure-directing agent and a basic catalyst; and then by heating the silane compound at a temperature of 75° C.Type: ApplicationFiled: January 11, 2007Publication date: May 17, 2007Inventors: Tsutomu Ogihara, Fujio Yagihashi, Hideo Nakagawa, Masaru Sasago
-
Patent number: 7172930Abstract: A cost efficient and manufacturable method of fabricating strained semiconductor-on-insulator (SSOI) substrates is provided that avoids wafer bonding. The method includes growing various epitaxial semiconductor layers on a substrate, wherein at least one of the semiconductor layers is a doped and relaxed semiconductor layer underneath a strained semiconductor layer; converting the doped and relaxed semiconductor layer into a porous semiconductor via an electrolytic anodization process, and oxidizing to convert the porous semiconductor layer into a buried oxide layer. The method provides a SSOI substrate that includes a relaxed semiconductor layer on a substrate; a high-quality buried oxide layer on the relaxed semiconductor layer; and a strained semiconductor layer on the high-quality buried oxide layer. In accordance with the present invention, the relaxed semiconductor layer and the strained semiconductor layer have identical crystallographic orientations.Type: GrantFiled: July 2, 2004Date of Patent: February 6, 2007Assignee: International Business Machines CorporationInventors: Thomas N. Adam, Stephen W. Bedell, Joel P. de Souza, Keith E. Fogel, Alexander Reznicek, Devendra K. Sadana, Ghavam Shahidi
-
Publication number: 20060186559Abstract: The invention is characterized by attaining a lower dielectric constant and including an inorganic dielectric film which is formed on the surface of a substrate and has a cyclic porous structure having a pore ratio of 50% or higher.Type: ApplicationFiled: April 7, 2006Publication date: August 24, 2006Applicant: ROHM CO., LTD.Inventors: Yoshiaki Oku, Norikazu Nishiyama, Korekazu Ueyama