By Forming Silicide Of Refractory Metal (epo) Patents (Class 257/E21.593)
-
Patent number: 7745334Abstract: By performing sophisticated anneal techniques, such as laser anneal, flash anneal and the like, for a metal silicide formation, such as nickel silicide, the risk of nickel silicide defects in sensitive device regions, such as SRAM pass gates, may be significantly reduced. Also, the activation of dopants may be performed in a highly localized manner, so that undue damage of gate insulation layers may be avoided when activating and re-crystallizing drain and source regions.Type: GrantFiled: April 18, 2007Date of Patent: June 29, 2010Assignee: Advanced Micro Devices, Inc.Inventors: Patrick Press, Karla Romero, Martin Trentzsch, Karsten Wieczorek, Thomas Feudel, Markus Lenski, Rolf Stephan
-
Patent number: 7737555Abstract: In a semiconductor device, an insulating interlayer having a groove is formed on an insulating underlayer. A silicon-diffused metal layer including no metal silicide is buried in the groove. A metal diffusion barrier layer is formed on the silicon-diffused metal layer and the insulating interlayer.Type: GrantFiled: December 29, 2006Date of Patent: June 15, 2010Assignee: NEC Electronics CorporationInventors: Koichi Ohto, Toshiyuki Takewaki, Tatsuya Usami, Nobuyuki Yamanishi
-
Patent number: 7713798Abstract: Disclosed are a thin film transistor substrate of an LCD device and a method of manufacturing the same. The thin film transistor substrate includes a nickel-silicide layer formed on an insulating layer pattern including silicon and a metal layer formed on the nickel-silicide layer. Nickel is coated on the insulating layer pattern including silicon and a metal material is coated on the nickel-coated layer. After that, a heat treatment is performed at about 200 to about 350° C. to obtain the nickel-silicide layer. Since the thin film transistor substrate of the LCD device is manufactured by applying the nickel-silicide wiring, a device having low resistivity and good ohmic contact property can be obtained.Type: GrantFiled: December 18, 2008Date of Patent: May 11, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Chang-Oh Jeong, Beom-Seok Cho, Hee-Hwan Choe
-
Patent number: 7678694Abstract: A method for fabricating a semiconductor device having a silicided gate that is directed to forming the silicided structures while maintaining gate-dielectric integrity. Initially, a gate structure has, preferably, a poly gate electrode separated from a substrate by a gate dielectric and a metal layer is then deposited over at least the poly gate electrode. The fabrication environment is placed at an elevated temperature. The gate structure may be one of two gate structures included in a dual gate device such as a CMOS device, in which case the respective gates may be formed at different heights (thicknesses) to insure that the silicide forms to the proper phase. The source and drain regions are preferably silicided as well, but in a separate process performed while the gate electrodes are protected by, for example a cap of photoresist or a hardmask structure.Type: GrantFiled: April 18, 2007Date of Patent: March 16, 2010Assignee: Taiwan Semicondutor Manufacturing Company, Ltd.Inventors: Mei-Yun Wang, Cheng-Chen Calvin Hsueh
-
Patent number: 7670941Abstract: A method for production of semiconductor devices which includes the steps of forming, on an interlayer insulating film formed on a substrate, a copper-containing conductive layer in such a way that its surface is exposed, performing heat treatment with a reducing gas composed mainly of hydrogen on the surface of the conductive layer, performing plasma treatment with a reducing gas on the surface of the conductive layer, thereby permitting the surface of the conductive layer to be reduced and the hydrogen adsorbed by the heat treatment to be released, and forming an oxidation resistance film that covers the surface of the conductive layer such that the surface of the conductive layer is not exposed to an oxygen-containing atmospheric gas after the plasma treatment.Type: GrantFiled: August 18, 2006Date of Patent: March 2, 2010Assignee: Sony CorporationInventors: Koji Kawanami, Kiyotaka Tabuchi
-
Publication number: 20100035427Abstract: Improved methods for depositing low resistivity tungsten films are provided. The methods involve depositing a tungsten nucleation layer on a substrate and then depositing a tungsten bulk layer over the tungsten nucleation layer to form the tungsten film. The methods provide precise control of the nucleation layer thickness and improved step coverage. According to various embodiments, the methods involve controlling thickness and/or improving step coverage by exposing the substrate to pulse nucleation layer (PNL) cycles at low temperature. Also in some embodiments, the methods may improve resistivity by using a high temperature PNL cycle of a boron-containing species and a tungsten-containing precursor to finish forming the tungsten nucleation layer.Type: ApplicationFiled: August 10, 2009Publication date: February 11, 2010Applicant: Novellus Systems, Inc.Inventors: Lana Hiului Chan, Panya Wongsenakhum, Joshua Collins
-
Patent number: 7638433Abstract: A method of fabricating a semiconductor device includes forming a preliminary gate pattern on a semiconductor substrate. The preliminary gate pattern includes a gate oxide pattern, a conductive pattern, and a sacrificial insulating pattern. The method further includes forming spacers on opposite sidewalls of the preliminary gate pattern, forming an interlayer dielectric pattern to expose the sacrificial insulating pattern, removing the sacrificial insulating pattern to form an opening to expose the conductive pattern, transforming the conductive pattern into a metal silicide layer and forming a metal barrier pattern along an inner profile of the opening and a metal conductive pattern to fill the opening including the metal barrier pattern. The metal silicide layer and the metal conductive pattern constitute a gate electrode.Type: GrantFiled: December 27, 2007Date of Patent: December 29, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-Ho Yun, Gil-Heyun Choi, Byung-Hee Kim, Hyun-Su Kim, Eun-Ok Lee
-
Patent number: 7622388Abstract: The invention includes methods of forming titanium-containing materials, such as, for example, titanium silicide. The invention can use alternating cycles of titanium halide precursor and one or more reductants to form the titanium-containing material. For instance, the invention can utilize alternating cycles of titanium tetrachloride and activated hydrogen to form titanium silicide on a surface of a silicon-containing substrate.Type: GrantFiled: March 7, 2008Date of Patent: November 24, 2009Assignee: Micron Technolyg, Inc.Inventors: Jaydeb Goswami, Joel A. Drewes
-
Patent number: 7589017Abstract: Improved methods for depositing low resistivity tungsten films are provided. The methods involve depositing a tungsten nucleation layer on a substrate and then depositing a tungsten bulk layer over the tungsten nucleation layer to form the tungsten film. The methods provide precise control of the nucleation layer thickness and improved step coverage. According to various embodiments, the methods involve controlling thickness and/or improving step coverage by exposing the substrate to pulse nucleation layer (PNL) cycles at low temperature. Also in some embodiments, the methods may improve resistivity by using a high temperature PNL cycle of a boron-containing species and a tungsten-containing precursor to finish forming the tungsten nucleation layer.Type: GrantFiled: November 1, 2005Date of Patent: September 15, 2009Assignee: Novellus Systems, Inc.Inventors: Lana Hiului Chan, Panya Wongsenakhum, Joshua Collins
-
Patent number: 7553757Abstract: An interlayer insulator includes a first interlayer insulator and a second interlayer insulator formed on the first interlayer insulator and having a property of preventing diffusion of copper. A barrier metal film is formed on an inner wall in the wiring trench except an upper end and operative to prevent copper contained in the Cu wiring from diffusing into the interlayer insulator. The Cu wiring is brought into contact with the second interlayer insulator at the upper end and covered with the barrier metal film at a lower portion below the upper end.Type: GrantFiled: February 5, 2007Date of Patent: June 30, 2009Assignee: Kabushiki Kaisha ToshibaInventor: Hisakazu Matsumori
-
Patent number: 7550323Abstract: A metal layer is deposited on the patterned semiconductor material layer containing a cathode semiconductor portion, a fuselink semiconductor portion, and an anode semiconductor portion. The metal layer may be patterned so that a middle portion of the fuselink semiconductor portion has a thin metal layer, which upon annealing produces a thinner metal semiconductor alloy portion than surrounding metal semiconductor alloy portion on the fuselink semiconductor portion. Alternatively, a middle portion of the metal semiconductor alloy having a uniform thickness throughout the fuselink may be lithographically patterned and etched to form a thin metal semiconductor alloy portion in the middle of the fuselink, while thick metal semiconductor alloy portions are formed on the end portions of the fuselink. The resulting inventive electrical fuse has interfaces at which a thinner metal semiconductor alloy abuts a thicker metal semiconductor alloy in the fuselink to enhance the divergence of electrical current.Type: GrantFiled: August 8, 2007Date of Patent: June 23, 2009Assignee: International Business Machines CorporationInventors: Dureseti Chidambarrao, William K. Henson, Deok-kee Kim, Chandrasekharan Kothandaraman
-
Publication number: 20090140353Abstract: The present invention is a method of film deposition that comprises a film-depositing step of supplying a high-melting-point organometallic material gas and a nitrogen-containing gas to a processing vessel that can be evacuated, so as to deposit a thin film of a metallic compound of a high-melting-point metal on a surface of an object to be processed placed in the processing vessel. A partial pressure of the nitrogen-containing gas during the film-depositing step is 17% or lower, in order to increase carbon density contained in the thin film.Type: ApplicationFiled: October 24, 2006Publication date: June 4, 2009Inventors: Hideaki Yamasaki, Yumiko Kawano
-
Publication number: 20090142901Abstract: A method for fabricating a semiconductor device is disclosed. The method includes: forming a photoresist film on a semiconductor substrate including a silicide forming region and non-silicide forming region; forming a photoresist pattern as a non-salicide pattern by patterning the photoresist film, so as to cover the non-silicide forming region and open the silicide forming region, with an overhang structure that a bottom is removed more compared to a top; forming a metal film on a top of the photoresist pattern and overall the semiconductor substrate in the silicide forming region; stripping the photoresist pattern and the metal film on the photoresist pattern; and forming a silicide metal film by annealing the metal film remaining on the semiconductor substrate. Therefore, the present invention simplifies a salicide process of a semiconductor device, making it possible to improve yields.Type: ApplicationFiled: November 29, 2008Publication date: June 4, 2009Inventor: In-Cheol Baek
-
Patent number: 7538029Abstract: Silicide is protected during MC RIE etch by first forming an oxide film over the silicide and, after performing MC RIE etch, etching the oxide film. The oxide film is formed from a film of alloyed metal-silicon (M-Si) on the layer of silicide, then wet etching the metal-silicon. An ozone plasma treatment process can be an option to densify the oxide film. The oxide film may be etched by oxide RIE or wet etch, using 500:1 DHF.Type: GrantFiled: July 6, 2005Date of Patent: May 26, 2009Assignee: International Business Machines CorporationInventors: Yun-Yu Wang, Christian Lavoie, Kevin E. Mello, Conal E. Murray, Matthew W. Oonk
-
Patent number: 7498264Abstract: The present invention provides a method of fabricating a microelectronics device. In one aspect, the method comprises forming a spacer material 160 over gate electrodes 150 that are, in turn, located over a microelectronics substrate 110. The gate electrodes 150 have a doped region 170a located between them. A portion of the spacer material 160 is removed with a chemical/mechanical process using a slurry that is selective to a portion of the spacer material 160. The method further comprises etching a remaining portion of the spacer material 163, 165, 168 to form spacer sidewalls 163, 165, 168 on the gate electrodes 150. The etching exposes a surface of the gate electrodes 150 and leaves a portion of the spacer material 168 over the doped region 170a. Metal is then incorporated into the gate electrodes 150 to form silicided gate electrodes 150.Type: GrantFiled: July 7, 2005Date of Patent: March 3, 2009Assignee: Texas Instruments IncorporatedInventors: Freidoon Mehard, Shafoeng Yu, Joe G. Tran
-
Patent number: 7485927Abstract: Disclosed are a thin film transistor substrate of an LCD device and a method of manufacturing the same. The thin film transistor substrate includes a nickel-silicide layer formed on an insulating layer pattern including silicon and a metal layer formed on the nickel-silicide layer. Nickel is coated on the insulating layer pattern including silicon and a metal material is coated on the nickel-coated layer. After that, a heat treatment is performed at about 200 to about 350° C. to obtain the nickel-silicide layer. Since the thin film transistor substrate of the LCD device is manufactured by applying the nickel-silicide wiring, a device having low resistivity and good ohmic contact property can be obtained.Type: GrantFiled: February 28, 2004Date of Patent: February 3, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Chang-Oh Jeong, Beom-Seok Cho, Hee-Hwan Choe
-
Publication number: 20090029549Abstract: A method forms a first layer over a second layer that comprises silicon. A mask is formed and patterned over the insulator layer. Then, a heavy inert gas such as Xenon (Xe) is implanted through the openings in the mask, through the insulator layer, and into the regions of the silicon layer that are below the opening in the mask. The portions of the insulator layer that are below the openings in the mask are etched away and the mask is removed. A metal or metal alloy layer is formed over the first layer and the exposed regions of the second layer. At least the second layer is heated in a silicide process such that the metal and the exposed regions of the second layer combine to form silicide regions. After this, any remaining metal material can be removed to remove to leave the silicide regions adjacent non-silicide regions of the second layer.Type: ApplicationFiled: July 23, 2007Publication date: January 29, 2009Inventors: Oh-Jung Kwon, Robert J. Purtell, Viraj Y. Sardesai
-
Patent number: 7482269Abstract: A method for forming a Ru layer for an integrated circuit by providing a patterned substrate in a process chamber, and exposing the substrate to a process gas comprising a ruthenium carbonyl precursor and a CO gas to form a Ru layer over a feature of the patterned substrate. In one embodiment, the CO partial pressure in the process chamber is varied during the exposing to control the step coverage of the Ru layer over the feature. In an alternative or further embodiment, the step coverage can be controlled by varying the substrate temperature during the exposure.Type: GrantFiled: September 28, 2005Date of Patent: January 27, 2009Assignee: Tokyo Electron LimitedInventor: Kenji Suzuki
-
Publication number: 20090020829Abstract: Methods of forming contacts (and optionally, local interconnects) using an ink comprising a silicide-forming metal, electrical devices such as diodes and/or transistors including such contacts and (optional) local interconnects, and methods for forming such devices are disclosed. The method of forming contacts includes depositing an ink of a silicide-forming metal onto an exposed silicon surface, drying the ink to form a silicide-forming metal precursor, and heating the silicide-forming metal precursor and the silicon surface to form a metal silicide contact. Optionally, the metal precursor ink may be selectively deposited onto a dielectric layer adjacent to the exposed silicon surface to form a metal-containing interconnect. Furthermore, one or more bulk conductive metal(s) may be deposited on remaining metal precursor ink and/or the dielectric layer. Electrical devices, such as diodes and transistors may be made using such printed contact and/or local interconnects.Type: ApplicationFiled: July 17, 2008Publication date: January 22, 2009Inventors: Aditi CHANDRA, Arvind KAMATH, James Montague CLEEVES, Joerg ROCKENBERGER, Mao Takashima, Erik SCHER
-
Publication number: 20080280439Abstract: A method of forming a nickel monosilicide layer on silicon-containing features of an electronic device that includes depositing a nickel film over the silicon-containing features. The nickel film is co-deposited with a selected material. The selected material has an atomic percentage in a range of about 10% to 25%. A single anneal step is then applied to the nickel film thus directly forming the nickel monosilicide layer.Type: ApplicationFiled: May 8, 2007Publication date: November 13, 2008Applicant: Atmel CorporationInventors: Loeizig Ehouarne, Dominique Mangelinck, Magali Putero, Carine Perrin, Khalid Hoummada, Romain Coppard
-
Publication number: 20080171437Abstract: The invention includes methods of forming titanium-containing materials, such as, for example, titanium silicide. The invention can use alternating cycles of titanium halide precursor and one or more reductants to form the titanium-containing material. For instance, the invention can utilize alternating cycles of titanium tetrachloride and activated hydrogen to form titanium silicide on a surface of a silicon-containing substrate.Type: ApplicationFiled: March 7, 2008Publication date: July 17, 2008Inventors: Jaydeb Goswami, Joel A. Drewes
-
Patent number: 7391089Abstract: A semiconductor device which includes a field effect transistor having a gate electrode on the upper side of a semiconductor substrate, with a gate insulation film therebetween, wherein at least the gate insulation film side of the gate electrode includes a film containing hafnium and silicon.Type: GrantFiled: March 1, 2006Date of Patent: June 24, 2008Assignee: Sony CorporationInventors: Shinpei Yamaguchi, Kaori Tai, Tomoyuki Hirano
-
Patent number: 7391086Abstract: Conductive contacts and methods for fabricating conductive contacts for electrochemical mechanical planarization are provided. A conductive contact in accordance with an exemplary embodiment of the invention includes, but is not limited to, a first conductive surface formed of a flexible material, a conductive element that is disposed remote from the first conductive surface and that is configured for electrical coupling to an external circuit, and an intermediate portion that electrically couples the first conductive surface and the conductive element.Type: GrantFiled: June 28, 2006Date of Patent: June 24, 2008Assignee: Novellus Systems, Inc.Inventors: John Drewery, Francisco Juarez, Henner Meinhold
-
Publication number: 20080124915Abstract: An insulation film having an open part in which a silicon part is exposed at a bottom surface is formed on a silicon substrate for forming a semiconductor device. Titanium is deposited to form a titanium film on the bottom surface and side wall surfaces of the contact hole. The silicon substrate and the titanium film are reacted with each other by a first annealing process to form a titanium silicide film on the bottom surface. After the titanium film that remains on the side wall surfaces of the contact hole is removed, a hydrogen annealing process is performed. This hydrogen annealing reduces the density of the interface level in the interface between the silicon substrate, the gate insulation film on the substrate surface, or the like, and improves the characteristics of the semiconductor device. After the hydrogen annealing, tungsten is deposited in the remaining space of the contact hole to form a tungsten plug.Type: ApplicationFiled: June 13, 2007Publication date: May 29, 2008Applicant: SANYO ELECTRIC CO., LTD.Inventor: Keiichi Yamaguchi
-
Publication number: 20080124921Abstract: A method of forming an ohmic contact layer including forming an insulation layer pattern on a substrate, the insulation pattern layer having an opening selectively exposing a silicon bearing layer, forming a metal layer on the exposed silicon bearing layer using an electrode-less plating process, and forming a metal silicide layer from the silicon bearing layer and the metal layer using a silicidation process. Also, a method of forming metal wiring in a semiconductor device using the foregoing method of forming an ohmic contact layer.Type: ApplicationFiled: July 3, 2007Publication date: May 29, 2008Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Dae-Yong Kim, Jong-Ho Yun, Hyun-Su Kim, Eun-Ji Jung, Eun-Ok Lee
-
Patent number: 7361596Abstract: The invention includes methods of forming titanium-containing materials, such as, for example, titanium silicide. The invention can use alternating cycles of titanium halide precursor and one or more reductants to form the titanium-containing material. For instance, the invention can utilize alternating cycles of titanium tetrachloride and activated hydrogen to form titanium silicide on a surface of a silicon-containing substrate.Type: GrantFiled: June 28, 2005Date of Patent: April 22, 2008Assignee: Micron Technology, Inc.Inventors: Jaydeb Goswami, Joel A. Drewes
-
Patent number: 7355255Abstract: The present invention provides a semiconductor device, a method of manufacture therefore and a method for manufacturing an integrated circuit including the same. The semiconductor device, among other elements, may include a substrate (110), as well as a nickel silicide region (170) located over the substrate (110), the nickel silicide region (170) having an amount of indium located therein.Type: GrantFiled: February 26, 2007Date of Patent: April 8, 2008Assignee: Texas Instruments IncorporatedInventors: Peijun J. Chen, Duofeng Yue, Amitabh Jain, Sue E. Crank, Thomas D. Bonifield, Homi C. Mogul
-
Patent number: 7344985Abstract: The invention provides a semiconductor device, a method of manufacture therefore and a method for manufacturing an integrated circuit including the same. The semiconductor device, among other elements, may include a gate structure located over a substrate, the gate structure including a gate dielectric layer and gate electrode layer. The semiconductor device may further include source/drain regions located in/over the substrate and adjacent the gate structure, and a nickel alloy silicide located in the source/drain regions, the nickel alloy silicide having an amount of indium located therein.Type: GrantFiled: October 20, 2006Date of Patent: March 18, 2008Assignee: Texas Instruments IncorporatedInventors: Peijun J. Chen, Duofeng Yue, Amitabh Jain, Sue Crank, Thomas D. Bonifield, Homi Mogul
-
Patent number: 7314830Abstract: A Co silicide layer having a low resistance and a small junction leakage current is formed on the surface of the gate electrode, source and drain of MOSFETS by silicidizing a Co film deposited on a main plane of a wafer by sputtering using a high purity Co target having a Co purity of at least 99.99% and Fe and Ni contents of not greater than 10 ppm, preferably having a Co purity of 99.999%.Type: GrantFiled: April 6, 2007Date of Patent: January 1, 2008Assignee: Renesas Technology Corp.Inventors: Shinji Nishihara, Shuji Ikeda, Naotaka Hashimoto, Hiroshi Momiji, Hiromi Abe, Shinichi Fukada, Masayuki Suzuki
-
Patent number: 7307017Abstract: Semiconductor devices and methods of fabricating semiconductor devices are disclosed. A disclosed semiconductor device includes a silicon substrate, a source region and a drain region. A gate electrode is formed on the silicon substrate. Also, a metal silicide layer is formed on each of the gate electrode, the source region, and the drain region. The metal silicide layer has a thickness uniformity of about 1˜20%. A disclosed fabrication method includes forming a metal layer on a silicon substrate having a gate electrode, a source region, and a drain region; performing a plasma treatment on the metal layer; forming a protective layer on the metal layer; and heat treating the silicon substrate on which the protective layer is formed to thereby form a metal silicide layer. A gas that includes nitrogen is used as a plasma gas during the plasma treatment.Type: GrantFiled: May 25, 2004Date of Patent: December 11, 2007Assignee: Dongbu Electronics Co., Ltd.Inventors: Han-Choon Lee, Jin-Woo Park
-
Patent number: 7282443Abstract: The invention includes methods of forming metal silicide having bulk resistance of less than 30 micro-ohms-centimeter. The metal of the metal silicide can be selected from Groups 3, 4, 8, 9 and 10 of the periodic table, with an exemplary metal being titanium. An exemplary method includes forming a titanium-containing layer directly against tantalum silicide. After the titanium-containing layer is formed directly against the tantalum silicide, titanium of the titanium-containing layer is converted to titanium silicide. Constructions formed in accordance with methodology of the present invention can be incorporated into circuitry associated with semiconductor devices, such as, for example, wordlines and bitlines.Type: GrantFiled: June 26, 2003Date of Patent: October 16, 2007Assignee: Micron Technology, Inc.Inventor: Yongjun Jeff Hu
-
Patent number: 7274055Abstract: An embodiment of the invention reduces the external resistance of a transistor by utilizing a silicon germanium alloy for the source and drain regions and a nickel silicon germanium self-aligned silicide (i.e., salicide) layer to form the contact surface of the source and drain regions. The interface of the silicon germanium and the nickel silicon germanium silicide has a lower specific contact resistivity based on a decreased metal-semiconductor work function between the silicon germanium and the silicide and the increased carrier mobility in silicon germanium versus silicon. The silicon germanium may be doped to further tune its electrical properties. A reduction of the external resistance of a transistor equates to increased transistor performance both in switching speed and power consumption.Type: GrantFiled: June 29, 2005Date of Patent: September 25, 2007Assignee: Intel CorporationInventors: Anand Murthy, Boyan Boyanov, Glenn A. Glass, Thomas Hoffmann
-
Patent number: 7229920Abstract: A method of fabricating a metal silicide layer over a substrate is provided. First, a hard mask layer is formed over a gate formed on a substrate and a portion of the substrate is exposed. Thereafter, a first metal silicide layer, which is a cobalt silicide or a titanium silicide layer, is formed on the exposed substrate. After that, the hard mask layer is removed and a second metal silicide layer is formed over the gate, wherein a material of the second metal silicide layer is selected from a group consisting of nickel silicide, platinum silicide, palladium silicide and nickel alloy. Since different metal silicide layers are formed on the substrate and the gate, the problem of having a high resistance in lines with a narrow line width and the problem of nickel silicide forming spikes and pipelines in the source region and the drain region are improved.Type: GrantFiled: January 11, 2005Date of Patent: June 12, 2007Assignee: United Microelectronics Corp.Inventors: Yi-Wei Chen, Tzung-Yu Hung, Yi-Yiing Chiang, Chao-Ching Hsieh, Yu-Lan Chang
-
Patent number: 7223689Abstract: A metal contact in a semiconductor device is formed by forming an insulating layer having a contact hole therein on a silicon substrate. A cobalt layer is formed on a bottom and inner walls of the contact hole. A cobalt silicide layer is formed at the bottom of the contact hole while forming a titanium layer on the cobalt layer. A plug is formed on the titanium layer so as to fill the contact hole.Type: GrantFiled: April 22, 2005Date of Patent: May 29, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Hee-sook Park, Gil-heyun Choi, Sang-bum Kang, Seong-geon Park, Kwang-jin Moon
-
Patent number: 7214620Abstract: A method of forming a silicide film can include forming a first metal film on a silicon substrate and forming a second metal film on the first metal film at a temperature sufficient to react a first portion of the first metal film in contact with the silicon substrate to form a metal-silicide film. The second metal film and a second portion of the first metal film can be removed so that a thin metal-silicide film remains on the silicon substrate. Then, a metal wiring film can be formed on the thin metal-silicide film and the metal wiring film can be etched.Type: GrantFiled: October 27, 2004Date of Patent: May 8, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Hyun-su Kim, Gil-heyun Choi, Jong-ho Yun, Sug-woo Jung, Eun-ji Jung, Sang-bom Kang, Woong-hee Sohn
-
Patent number: 7208409Abstract: Fluorine containing regions (70) are formed in the source and drain regions (60) of the MOS transistor. A metal layer (90) is formed over the fluorine containing regions (70) and the source and drain regions (60). The metal layer is reacted with the underlying fluorine containing regions to form a metal silicide.Type: GrantFiled: March 7, 2005Date of Patent: April 24, 2007Assignee: Texas Instruments IncorporatedInventors: Jiong-Ping Lu, Duofeng Yue, Xiaozhan Liu, Donald S. Miles, Lance S. Robertson
-
Patent number: 7205234Abstract: A method of optimizing the formation of nickel silicide on regions of a MOSFET structure, has been developed. The method features formation of nickel silicide using an anneal procedure performed at a temperature below which nickel silicide instability and agglomeration occurs. A thin titanium interlayer is first formed on the MOSFET structure prior to nickel deposition, allowing an anneal procedure, performed after nickel deposition, to successfully form nickel silicide at a temperature of about 400° C. To obtain the desired conformality and thickness uniformity the thin titanium interlayer is formed via an atomic layer deposition procedure.Type: GrantFiled: February 5, 2004Date of Patent: April 17, 2007Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chii-Ming Wu, Mei-Yun Wang, Chih-Wei Chang, Shau-Lin Shue
-
Patent number: 7129169Abstract: A method for forming a metal silicide contact for a semiconductor device includes forming a refractory metal layer over a substrate, including active and non-active area of said substrate, and forming a cap layer over the refractory metal layer. A counter tensile layer is formed over the cap layer, wherein the counter tensile layer is selected from a material such that an opposing directional stress is created between the counter tensile layer and the cap layer, with respect to a directional stress created between the refractory metal layer and the cap layer.Type: GrantFiled: May 12, 2004Date of Patent: October 31, 2006Assignee: International Business Machines CorporationInventors: Bradley P. Jones, Christian Lavoie, Robert J. Purtell, Yun-Yu Wang, Keith Kwong Hon Wong