Bipolar And Mos Technologies (epo) Patents (Class 257/E21.696)
-
Publication number: 20100019326Abstract: A complementary bipolar semiconductor device (CBi semiconductor device) comprising a substrate of a first conductivity type, active bipolar transistor regions in the substrate, in which the base, emitter and collector of vertical bipolar transistors are arranged, vertical epitaxial-base npn bipolar transistors in a first subset of the active bipolar transistor regions, vertical epitaxial-base pnp bipolar transistors in a second subset of the active bipolar transistor regions, collector contact regions which are respectively arranged adjoining an active bipolar transistor region, and shallow field insulation regions which respectively laterally delimit the active bipolar transistor regions and the collector contact regions, wherein arranged between the first or the second or both the first and also the second subset of active bipolar transistor regions on the one hand and the adjoining collector contact regions on the other hand is a respective shallow field insulation region of a first type with a first depthType: ApplicationFiled: December 7, 2007Publication date: January 28, 2010Inventors: Dieter Knoll, Bernd Heinemann, Karl-Ernst Ehwald
-
Publication number: 20100006944Abstract: An input/output (I/O) mixed-voltage drive circuit and electrostatic discharge protection device for coupling to an I/O pad. The device includes an NFET device having a gate, a drain, a source and body, the gate adapted for coupling to a pre-drive circuit, the source and the body being coupled to one another and to ground. The device also includes a bipolar junction transistor having a collector, an emitter and a base, the emitter being coupled to the drain of the NFET and the collector being coupled to the I/O pad.Type: ApplicationFiled: July 8, 2008Publication date: January 14, 2010Applicants: INTERNATIONAL BUSINESS MACHINES CORPORATION, INFINEON TECHNOLOGIES NORTH AMERICA CORP, SAMSUNG ELECTRONICS CO., LTDInventors: Kiran V. Chatty, David Alvarez, Bong Jae Kwon, Christian C. Russ
-
Publication number: 20100001369Abstract: A semiconductor device is provided that includes a semiconductor substrate having a first region and a second region, transistors having metal gates formed in the first region, an isolation structure formed in the second region, at least one junction device formed proximate the isolation structure in the second region, and a stopping structure formed overlying the isolation structure in the second region.Type: ApplicationFiled: May 22, 2009Publication date: January 7, 2010Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Harry Chuang, Kong-Beng Thei, Chiung-Han Yeh, Mong-Song Liang, Hou-Ju Li, Ming-Yuan Wu
-
Publication number: 20100001342Abstract: A method for manufacturing a semiconductor device is disclosed. The method includes: forming a LDMOS region, an offset drain MOS region, and a CMOS region; simultaneously forming a first well in the LDMOS region and the offset drain MOS region; simultaneously forming a second well in the first well of the LDMOS region and the CMOS region; and forming a second well in the CMOS region, wherein a depth of the first well is larger than a depth of the second well and the second well is a retrograde well formed by a high energy ion implantation method.Type: ApplicationFiled: June 25, 2009Publication date: January 7, 2010Applicant: SEIKO EPSON CORPORATIONInventors: Tomoyuki Furuhata, Hideyuki Akanuma, Hiroaki Nitta
-
Patent number: 7642154Abstract: A biCMOS device including a bipolar transistor and a Polysilicon/Insulator/Polysilicon (PIP) capacitor is disclosed. A biCMOS device may have a relatively low series resistance at a bipolar transistor. A bipolar transistor may have a desirable amplification rate.Type: GrantFiled: October 27, 2006Date of Patent: January 5, 2010Assignee: Dongbu HiTek Co., Ltd.Inventor: Kwang Young Ko
-
Patent number: 7638386Abstract: A method is provided for forming bipolar (103) and MOS (105) semiconductor devices in a common substrate (46), comprising, forming a combination comprising an MOS device (105) in a first region (44) of the substrate (46) and a portion (50) of a collector region (82, 64, 62, 50) of the bipolar device (103) in a second portion (42) of the substrate (46), covering the MOS device (105) with differentially etchable dielectric layers (56, 58) and the combination with an etch-stop layer (68), completing formation of the bipolar device (103) without completely removing the etch-stop layer (68) from the MOS device (105), anisotropically etching the differentially etchable layers (56, 58) to form a gate sidewall (56?, 58?) of the MOS device (105), and applying contact electrodes (98) to the MOS (105) and bipolar (103) devices.Type: GrantFiled: June 15, 2006Date of Patent: December 29, 2009Assignee: Freescale Semiconductor, Inc.Inventors: James A. Kirchgessner, Matthew W. Menner, Jay P. John
-
Publication number: 20090309167Abstract: Embodiments relate to a bipolar transistor that includes a body region having a fin structure. At least one terminal region may be formed over at least a portion of the body region. The at least one terminal region may be formed as an epitaxially grown region. Embodiments also relate to a vertically integrated electronic device that includes a first terminal region, a second terminal region and a third terminal region. The second terminal region may be arranged over at least a portion of the third terminal region, and at least two of the first, second and third terminal regions may be formed as epitaxially grown regions.Type: ApplicationFiled: June 12, 2008Publication date: December 17, 2009Inventors: Christian Russ, Christian Pacha, Snezana Jenei, Klaus Schruefer
-
Publication number: 20090302415Abstract: Micro-electromechanical system (MEMS) devices and methods of manufacture thereof are disclosed. In one embodiment, a MEMS device includes a semiconductive layer disposed over a substrate. A trench is disposed in the semiconductive layer, the trench with a first sidewall and an opposite second sidewall. A first insulating material layer is disposed over an upper portion of the first sidewall, and a conductive material disposed within the trench. An air gap is disposed between the conductive material and the semiconductive layer.Type: ApplicationFiled: June 4, 2008Publication date: December 10, 2009Inventors: Karl-Heinz Mueller, Bernhard Winkler, Robert Gruenberger
-
Publication number: 20090289279Abstract: Methods and apparatus of integrating a buried-channel PMOS into a BiCMOS process. The apparatus comprises at least one bipolar transistor and at least one MOS device coupled to the at least one bipolar transistor, such that a gate of the at least one MOS device may be coupled to an emitter of the at least one bipolar transistor. The MOS device comprises a buried channel having mobility means, such as strained silicon for promoting hole mobility in the buried channel, and confinement means, such as a cap layer disposed proximate to the buried channel for limiting leakage of holes from the buried channel. The apparatus may be formed by exposing a substrate in a PMOS, forming a SiGe layer on the substrate, forming an oxide layer on the SiGe layer, masking the PMOS, and removing at least some of the oxide and at least some of the SiGe layer.Type: ApplicationFiled: May 22, 2008Publication date: November 26, 2009Applicant: STMicroelectronics Inc.Inventor: Prasanna Khare
-
Publication number: 20090286368Abstract: Techniques for forming a memory cell. An aspect of the invention includes forming FET gate stacks and sacrificial cell gate stacks over the substrate. Spacer layers are then formed around the FET gate stacks and around the sacrificial cell gate stacks. The sacrificial cell gate stacks are then removed such that the spacer layers around the sacrificial cell gate stacks are still intact. BJT cell stacks are then formed in the space between the spacer layers where the sacrificial cell gate stacks were formed and removed, the BJT cell stacks including an emitter layer. A phase change layer above the emitter contacts and an electrode above the phase change layer are then formed.Type: ApplicationFiled: May 16, 2008Publication date: November 19, 2009Inventors: Chung Hon Lam, Bipin Rajendran
-
Patent number: 7615457Abstract: A method is provided for making a bipolar transistor which includes a tapered, i.e. frustum-shaped, collector pedestal having an upper substantially planar surface, a lower surface, and a slanted sidewall extending between the upper surface and the lower surface, the upper surface having substantially less area than the lower surface. The collector pedestal can be formed on a surface of a collector active region exposed within an opening extending through first and second overlying dielectric regions, where the opening defines vertically aligned edges of the first and second dielectric regions.Type: GrantFiled: July 25, 2008Date of Patent: November 10, 2009Assignee: International Business Machines CorporationInventors: Hiroyuki Akatsu, Rama Divakaruni, Gregory G. Freeman, David R. Greenberg, Marwan H. Khater, William R. Tonti
-
Patent number: 7615805Abstract: Disclosed are apparatus and methods for designing electrical contact for a bipolar emitter structure. The area of an emitter structure (106, 306, 400, 404) and the required current density throughput of an electrical contact structure (108, 308, 402, 406) are determined. A required electrical contact area is determined based on the required current density, and the electrical contact structure is then designed to minimize the required electrical contact area with respect to the emitter structure area.Type: GrantFiled: May 8, 2007Date of Patent: November 10, 2009Assignee: Texas Instruments IncorporatedInventors: Joe R. Trogolo, Tathagata Chatterjee, Lily X. Springer, Jeffrey P. Smith
-
Publication number: 20090268357Abstract: A circuit for protecting a semiconductor from electrostatic discharge events includes a Zener diode (21) in series with a resistor (22) between a power line HV VDD and a ground fine HV VSS. A gate of a DMOS device (23) is connected to a node between the diode and the resistor. The drain and source of the DMOS are connected between the power lines. During an ESD event, the gate voltage of the DMOS increases and the ESD current will be discharged through the DMOS to ground. When the current exceeds the capacity of the channel of the DMOS, a parasitic bipolar transistor or transistors associated with the DMOS device acts in a controlled snapback to discharge the current to ground. The use of a vertical DMOS (VDMOS) instead of a lateral DMOS (LDMOS), can reduce the area of the device and improve the protection.Type: ApplicationFiled: January 7, 2005Publication date: October 29, 2009Inventors: Koen Reynders, Peter Moens
-
Publication number: 20090267146Abstract: A semiconductor device includes a semiconductor-on-insulator region on a substrate. The semiconductor-on-insulator region includes a first semiconductor region overlying a dielectric region. The device includes an MOS transistor and a bipolar transistor. The MOS transistor has a drain region, a body region, and a source region in the first semiconductor region. The MOS transistor also includes a gate. The device also includes a second semiconductor region overlying the substrate and adjacent to the drain region, and a third semiconductor region overlying the substrate and adjacent to the second semiconductor region. The bipolar transistor includes has the drain region of the MOS transistor as an emitter, the second semiconductor region as a base, and the third semiconductor region as a collector. Accordingly, the drain of the MOS transistor also functions as the emitter of the bipolar transistor. Additionally, the gate and the base are coupled by a resistive element.Type: ApplicationFiled: April 24, 2008Publication date: October 29, 2009Inventor: James PAN
-
Publication number: 20090261421Abstract: In various embodiments, semiconductor structures and methods to manufacture these structures are disclosed. In one embodiment, a method includes forming a portion of the unidirectional transistor and a portion of a bidirectional transistor in or over a semiconductor material simultaneously. Other embodiments are described and claimed.Type: ApplicationFiled: October 21, 2008Publication date: October 22, 2009Inventor: Bishnu Prasanna Gogoi
-
Publication number: 20090250753Abstract: Provided are a semiconductor device and a method of fabricating the semiconductor device.Type: ApplicationFiled: March 30, 2009Publication date: October 8, 2009Applicant: Fairchild Korea Semiconductor, Ltd.Inventors: Jong-ho Park, Chang-Ki Jeon, Hyi-Jeong Park, Hye-mi Kim
-
Patent number: 7588973Abstract: In a semiconductor device having a semiconductor element having a plurality of SOI-Si layers, the height of element isolation regions from the surface of the semiconductor substrate are substantially equal to each other. Alternatively, the element isolation regions are formed at the equal height on the semiconductor substrate and then a plurality of SOI-Si layers appropriately different in thickness are formed. In this manner, it is possible to obtain element isolation regions having substantially the same height from the semiconductor substrate and desired element regions having SOI-Si layers different in height. The thickness of a single crystalline silicon film (SOI-Si layer) may be appropriately changed by another method which includes depositing an amorphous silicon film and applying a heat processing to form an epi layer, and removing an unnecessary portion.Type: GrantFiled: June 7, 2005Date of Patent: September 15, 2009Assignee: Kabushiki Kaisha ToshibaInventor: Yukihiro Ushiku
-
Patent number: 7579651Abstract: In a semiconductor device of the present invention, a thin gate oxide film is formed on a P-type diffusion layer. On the gate oxide film, a gate electrode is formed. N-type diffusion layers are formed in the P-type diffusion layer, and the N-type diffusion layer is used as a drain region. The N-type diffusion layer is diffused in a ? shape at least below the gate electrode. With the structure described above, a diffusion region of the N-type diffusion layer expands and comes to be a low-concentration region in the vicinity of a surface of an epitaxial layer. Thus, it is possible to reduce an electric field from the gate electrode and an electric field between a source and a drain.Type: GrantFiled: March 29, 2006Date of Patent: August 25, 2009Assignee: Sanyo Electric Co., Ltd.Inventors: Seiji Otake, Shuichi Kikuchi
-
Publication number: 20090194838Abstract: Cobalt silicide (CoSi2) Schottky diodes fabricated per the current art suffer from excess leakage currents in reverse bias. In this invention, an floating p-type region encircles each anode of a CoSi2 Schottky diode comprising of one or more CoSi2 anodes. The resulting p-n junction forms a depletion region under the Schottky junction that reduces leakage current through the Schottky diodes in reverse bias operation.Type: ApplicationFiled: January 31, 2008Publication date: August 6, 2009Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Sameer Prakash Pendharkar, Eugen Pompiliu Mindricelu
-
Patent number: 7569445Abstract: A semiconductor device including a gate located over a semiconductor substrate and a source/drain region located adjacent the gate. The source/drain region is bounded by an isolation structure that includes a constricted current passage between the gate and the source/drain region.Type: GrantFiled: October 15, 2007Date of Patent: August 4, 2009Assignee: Agere Systems Inc.Inventor: Yehuda Smooha
-
Publication number: 20090181512Abstract: A method for fabrication of a monolithically integrated SOI substrate capacitor has the steps of: forming an insulating trench, which reaches down to the insulator and surrounds a region of the monocrystalline silicon of a SOI structure, doping the monocrystalline silicon region, forming an insulating, which can be nitride, layer region on a portion of the monocrystalline silicon region, forming a doped silicon layer region on the insulating layer region, and forming an insulating outside sidewall spacer on the monocrystalline silicon region, where the outside sidewall spacer surrounds the doped silicon layer region to provide an isolation between the doped silicon layer region and exposed portions of the monocrystalline silicon region. The monocrystalline silicon region, the insulating layer region, and the doped silicon layer region constitute a lower electrode, a dielectric, and an upper electrode of the capacitor.Type: ApplicationFiled: March 30, 2009Publication date: July 16, 2009Applicant: INFINEON TECHNOLOGIES AGInventor: Ted Johansson
-
Patent number: 7560782Abstract: An integrated transistor device is formed in a chip of semiconductor material having an electrical-insulation region delimiting an active area accommodating a bipolar transistor of vertical type and a MOSFET of planar type, contiguous to one another. The active area accommodates a collector region; a bipolar base region contiguous to the collector region; an emitter region within the bipolar base region; a source region, arranged at a distance from the bipolar base region; a drain region; a channel region arranged between the source region and the drain region; and a well region. The drain region and the bipolar base region are contiguous and form a common base structure shared by the bipolar transistor and the MOSFET. Thereby, the integrated transistor device has a high input impedance and is capable of driving high currents, while only requiring a small integration area.Type: GrantFiled: November 27, 2006Date of Patent: July 14, 2009Inventors: Fabio Pellizzer, Paolo Giuseppe Cappelletti
-
Publication number: 20090173966Abstract: An integrated low leakage diode suitable for operation in a power integrated circuit has a structure similar to a lateral power MOSFET, but with the current flowing through the diode in the opposite direction to a conventional power MOSFET. The anode is connected to the gate and the comparable MOSFET source region which has highly doped regions of both conductivity types connected to the channel region to thereby create a lateral bipolar transistor having its base in the channel region. A second lateral bipolar transistor is formed in the cathode region. As a result, substantially all of the diode current flows at the upper surface of the diode thereby minimizing the substrate leakage current. A deep highly doped region in contact with the layers forming the emitter and the base of the vertical parasitic bipolar transistor inhibits the ability of the vertical parasitic transistor to fully turn on.Type: ApplicationFiled: January 9, 2008Publication date: July 9, 2009Inventor: Jun Cai
-
Publication number: 20090159984Abstract: A semiconductor device and a method for manufacturing the same are provided. An n-well region can be formed on a semiconductor substrate, and a base contact region can be formed on the n-well region. An emitter contact region, a collector contact region, and a p-base region can also be formed on the n-well. The emitter and collector contact regions can include n-type ions, and the base contact region and the p-base region can include p-type ions. Thus, the semiconductor device can include an n-channel metal oxide semiconductor transistor and an NPN bipolar transistor.Type: ApplicationFiled: June 25, 2008Publication date: June 25, 2009Inventor: Yeo Cho Yoon
-
Publication number: 20090159983Abstract: Integrated circuits using buried layers under epitaxial layers present a challenge in aligning patterns for surface components to the buried layers, because the epitaxial material over the buried layer diminishes the visibility of and shifts the apparent position of the buried layer. A method of measuring the lateral offset, known as the epi pattern shift, between a buried layer and a pattern for a surface component using planar processing technology and commonly used semiconductor fabrication metrology tools is disclosed. The disclosed method may be used on a pilot wafer to provide optimization data for a production line running production wafers, or may be used on production wafers directly. An integrated circuit fabricated using the instant invention is also disclosed.Type: ApplicationFiled: December 20, 2007Publication date: June 25, 2009Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Lynn S. Welsh, Amy E. Anderson
-
Publication number: 20090146258Abstract: A structure and a process for a self-aligned vertical PNP transistor for high performance SiGe CBiCMOS process. Embodiments include SiGe CBiCMOS with high-performance SiGe NPN transistors and PNP transistors. As the PNP transistors and NPN transistors contained different types of impurity profile, they need separate lithography and doping step for each transistor. The process is easy to integrate with existing CMOS process to save manufacturing time and cost. As plug-in module, fully integration with SiGe BiCMOS processes. High doping Polysilicon Emitter can increase hole injection efficiency from emitter to base, reduce emitter resistor, and form very shallow EB junction. Self-aligned N+ base implant can reduce base resistor and parasitical EB capacitor. Very low collector resistor benefits from BP layer. PNP transistor can be Isolated from other CMOS and NPN devices by BNwell, Nwell and BN+ junction.Type: ApplicationFiled: February 9, 2009Publication date: June 11, 2009Applicant: CHARTERED SEMICONDUCTOR MANUFACTURING, LTD.Inventors: Shaoqiang ZHANG, Purakh Raj VERMA, Sanford CHU
-
Patent number: 7544530Abstract: Disclosed are a CMOS image sensor and a manufacturing method thereof.Type: GrantFiled: July 13, 2006Date of Patent: June 9, 2009Assignee: Dongbu Electronics Co., Ltd.Inventor: Chang Hun Han
-
Publication number: 20090127629Abstract: NPN and PNP bipolar junction transistors are formed in a semiconductor substrate material in a double polysilicon CMOS process flow in a manner that allows the collectors of both of the npn and pnp bipolar transistors to be biased differently than the bias that is placed on the semiconductor substrate material.Type: ApplicationFiled: November 15, 2007Publication date: May 21, 2009Inventor: Zia Alan Shafi
-
Publication number: 20090117695Abstract: A BiCMOS device with enhanced performance by mechanical uniaxial strain is provided. A first embodiment of the present invention includes an NMOS transistor, a PMOS transistor, and a bipolar transistor formed on different areas of the substrate. A first contact etch stop layer with tensile stress is formed over the NMOS transistor, and a second contact etch stop layer with compressive stress is formed over the PMOS transistor and the bipolar transistor, allowing for an enhancement of each device. Another embodiment has, in addition to the stressed contact etch stop layers, strained channel regions in the PMOS transistor and the NMOS transistor, and a strained base in the BJT.Type: ApplicationFiled: October 29, 2008Publication date: May 7, 2009Inventors: Chih-Hsin Ko, Tzu-Juei Wang, Hung-Wei Chen, Chung-Hu Ke, Wen-Chin Lee
-
Publication number: 20090108346Abstract: An MOS-bipolar hybrid-mode LDMOS device has a main gate input and a control gate input wherein the device operates in an MOS mode when both gate inputs are enabled, and operates in a bipolar mode when the main gate input is enabled and the control gate input is disabled. The device can drive the gate of a power MOSFET to deliver the high current required by the power MOSFET while in the bipolar mode, and provide a fully switching between supply voltage and ground to the gate of the power MOSFET while in the MOS mode.Type: ApplicationFiled: October 30, 2007Publication date: April 30, 2009Inventor: Jun Cai
-
Publication number: 20090050970Abstract: The invention relates to an ESD protection circuit for an integrated circuit including a drain-extended MOS device and an output pad that requires protection. The ESD protection circuit includes a first diode coupled to the output pad and to a bias voltage rail, a second diode coupled to the output pad and to another bias voltage rail, and an ESD power clamp coupled between the two bias voltage rails. The ESD power clamp is formed as a vertical npn transistor with its base and emitter coupled together. The collector of the npn transistor is formed using an n-well implantation and a DEMOS n-drain extension to produce a snapback-based voltage limiting characteristic. The diodes are formed with a lightly p-doped substrate region over a buried n-type layer, and a p-well implant and an n-well implant separated by intervening substrate. A third diode may be coupled between the two bias voltage rails.Type: ApplicationFiled: August 24, 2007Publication date: February 26, 2009Inventors: Jens Schneider, Klaus Roeschlau, Harald Gossner
-
Publication number: 20090029510Abstract: A process for forming bipolar junction transistors having a plurality of different collector doping densities on a semiconductor substrate and an integrated circuit comprising bipolar junction transistors having a plurality of different collector doping densities. A first group of the transistors are formed during formation of a triple well for use in providing triple well isolation for complementary metal oxide semiconductor field effect transistors also formed on the semiconductor substrate. Additional bipolar junction transistors with different collector doping densities are formed during a second doping step after forming a gate stack for the field effect transistors. Implant doping through bipolar transistor emitter windows forms bipolar transistors having different doping densities than the previously formed bipolar transistors.Type: ApplicationFiled: October 1, 2008Publication date: January 29, 2009Inventors: Daniel Charles Kerr, Michael Scott Carroll, Amal Ma Hamad, Thiet The Lai, Roger W. Key
-
Publication number: 20080290387Abstract: A semiconductor device fabricated in the semiconductor substrate includes a FinFET transistor having opposed source and drain pillars, and a fin interposed between the source and drain pillars. A cavity is formed in the semiconductor substrate extending at least partially between the fin and the semiconductor substrate. The cavity may be formed within a shallow trench isolation structure, and it may also extend at least partially between the semiconductor substrate and one or both of the pillars. The cavities increase the impedance between the semiconductor substrate and the fin and/or pillars to decrease the sub-threshold leakage of the FinFET transistor.Type: ApplicationFiled: May 21, 2007Publication date: November 27, 2008Applicant: Micron Technology, Inc.Inventors: David K. Hwang, Larson Lindholm
-
Publication number: 20080254583Abstract: A method of fabricating a semiconductor device includes steps of forming a gate electrode on the surface of a region of a semiconductor substrate provided with a first element, forming an insulating film to cover the surface of the gate electrode and another region of the semiconductor substrate provided with a second element and forming a sidewall insulating film covering the side surface of the gate electrode while leaving the insulating film on the region of the semiconductor substrate provided with the second element by a prescribed thickness by etching the insulating film up to an intermediate portion from the surface thereof.Type: ApplicationFiled: March 28, 2008Publication date: October 16, 2008Inventors: Ken-ichi Takahashi, Yoshikazu Ibara
-
Publication number: 20080237735Abstract: A hetero-BiMOS injection system comprises a MOSFET transistor formed on a substrate and a hetero-bipolar transistor formed within the substrate. The bipolar transistor can be used to inject charge carriers into a floating gate of the MOSFET transistor. This is done by operating the MOSFET transistor to form an inversion layer in its channel region and operating the bipolar transistor to drive minority charge carriers from the substrate into a floating gate of the MOSFET transistor. The substrate provides a silicon emitter and a silicon germanium containing base for the bipolar transistor. The inversion layer provides a silicon collector for the bipolar transistor.Type: ApplicationFiled: March 30, 2007Publication date: October 2, 2008Inventors: Jack T. Kavalieros, Suman Datta, Robert S. Chau, David L. Kencke
-
Patent number: 7425754Abstract: A bipolar transistor is provided which includes a tapered, i.e. frustum-shaped, collector pedestal having an upper substantially planar surface, a lower surface, and a slanted sidewall extending between the upper surface and the lower surface, the upper surface having substantially less area than the lower surface. The bipolar transistor further includes an intrinsic base overlying the upper surface of the collector pedestal, a raised extrinsic base conductively connected to the intrinsic base and an emitter overlying the intrinsic base. In a particular embodiment, the emitter is self-aligned to the collector pedestal, having a centerline which is aligned to the centerline of the collector pedestal.Type: GrantFiled: February 25, 2004Date of Patent: September 16, 2008Assignee: International Business Machines CorporationInventors: Hiroyuki Akatsu, Rama Divakaruni, Gregory G. Freeman, David R. Greenberg, Marwan H. Khater, William R. Tonti
-
Publication number: 20080191246Abstract: The invention, in one aspect, provides a method for fabricating a semiconductor device, which includes conducting an etch through an opening in an emitter layer to form a cavity from an underlying oxide layer that exposes a doped tub. A first silicon/germanium (SiGe) layer, which has a Ge concentration therein, is formed within the cavity and over the doped tub by adjusting a process parameter to induce a strain in the first SiGe layer. A second SiGe layer is formed over the first SiGe layer, and a capping layer is formed over the second SiGe layer.Type: ApplicationFiled: February 12, 2007Publication date: August 14, 2008Applicant: Agere Systems Inc.Inventors: Alan S. Chen, Mark Dyson, Nace M. Rossi, Ranbir Singh
-
Publication number: 20080169513Abstract: Integrated circuits (ICs) utilize bipolar transistors in electro-static discharge (ESD) protection circuits to shunt discharge currents during ESD events to protect the components in the ICs. Bipolar transistors are subject to non-uniform current crowding across the emitter-base junction during ESD events, which results in less protection for the IC components and degradation of the bipolar transistor. This invention comprises multiple contact islands (126) on the emitter (116) of a bipolar transistor, which act to spread current uniformly across the emitter-base junction. Also included in this invention is segmentation of the emitter diffused region to further improve current uniformity and biasing of the transistor. This invention can be combined with drift region ballasting or back-end ballasting to optimize an ESD protection circuit.Type: ApplicationFiled: September 28, 2007Publication date: July 17, 2008Applicant: TEXAS INSTRUMENTS INCORPORATEDInventor: Marie Denison
-
Publication number: 20080136464Abstract: Provided is a differential signal driver capable of operating at a high speed at a low voltage of 1.8V. The differential signal driver includes: a differential-signal driving circuit for switching input differential signals and outputting a common mode voltage through first and second output nodes; and a common-mode feedback circuit for providing a predetermined current to the differential-signal driving circuit or receiving a predetermined current from the differential-signal driving circuit in response to the common mode voltage. The differential-signal driving circuit includes a common-mode voltage output circuit for connecting the first output node to the second output node and generating the common mode voltage of the differential-signal driving circuit. The differential input signals are received through two bipolar transistors.Type: ApplicationFiled: October 31, 2007Publication date: June 12, 2008Applicant: Electronics and Telecommunications Research InstituteInventors: Kwi Dong KIM, Chong Ki Kwon, Jong Dae Kim
-
Publication number: 20080102576Abstract: A p-type collector region of an IGBT and an n-type cathode region of a free wheel diode are alternately formed in a second main surface of a semiconductor substrate. A back electrode is formed on the second main surface so as to be in contact with both of the p-type collector region and the n-type cathode region, and has a titanium layer, a nickel layer and a gold layer that are successively stacked from the side of the second main surface. A semiconductor device capable of obtaining a satisfactory ON voltage in any of conduction of an insulated gate field effect transistor and conduction of the free wheel diode as well as a manufacturing method thereof can thus be obtained.Type: ApplicationFiled: March 12, 2007Publication date: May 1, 2008Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Kenji Suzuki, Hideki Takahashi, Yoshifumi Tomomatsu
-
Publication number: 20080054370Abstract: A semiconductor device include an emitter layer, an emitter electrode containing a metal-semiconductor compound of a metal and a semiconductor, formed on a surface of the emitter layer, and a first reaction suppression layer formed between the emitter layer and the emitter electrode and suppressing permeation of the metal diffused from the emitter electrode.Type: ApplicationFiled: August 30, 2007Publication date: March 6, 2008Inventors: Shinya Naito, Hideaki Fujiwara, Toru Dan
-
Publication number: 20080048208Abstract: An integrated circuit is made of a semiconductor material and comprises an input and/or output terminal connected to an output transistor forming a parasitic element capable of triggering itself under the effect of an electrostatic discharge applied to the terminal. The integrated circuit comprises a protection device formed so as to be biased at the same time as the parasitic element under the effect of an electrostatic discharge, and more than the parasitic element to evacuate a discharge current as a priority.Type: ApplicationFiled: July 26, 2007Publication date: February 28, 2008Applicant: STMICROELECTRONICS SAInventors: John Brunel, Nicolas Froidevaux
-
Patent number: 7335547Abstract: According to an exemplary embodiment, a method for integrating bipolar and CMOS devices on a substrate, where the substrate includes bipolar and CMOS regions and has a sacrificial oxide layer situated thereon, includes removing a portion of the sacrificial oxide layer in the bipolar region of the substrate to expose a top surface of the substrate. The method includes forming a base layer on the top surface of the substrate in the bipolar region. The base layer forms a bipolar transistor base. The method further includes forming a sacrificial post on the base layer in the bipolar region and at least one gate electrode in the CMOS region of the substrate. A common mask is used to form the sacrificial post and the at least one gate electrode. The method further includes forming LDD regions adjacent to the at least one gate electrode in the CMOS region.Type: GrantFiled: March 21, 2005Date of Patent: February 26, 2008Assignee: Newport Fab, LLCInventor: Greg D. U'Ren
-
Publication number: 20070298561Abstract: A method of fabricating an integrated BiCMOS circuit is provided, the circuit including bipolar transistors 10 and CMOS transistors 12 on a substrate. The method comprises the step of forming an epitaxial layer 28 to form a channel region of a MOS transistor and a base region of a bipolar transistor. Growing of the epitaxial layer includes growing a first sublayer of silicon 28a, a first sublayer of silicon-germanium 28b onto the first sublayer of silicon, a second sublayer of silicon 28c onto the first sublayer of silicon-germanium, and a second sublayer of silicon-germanium 28d onto the second sublayer of silicon. Furthermore, an integrated BiCMOS circuit is provided, which includes an epitaxial layer 28 as described above.Type: ApplicationFiled: June 11, 2007Publication date: December 27, 2007Applicant: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventors: Reiner Jumpertz, Klaus Schimpf
-
Publication number: 20070287234Abstract: Provided are bipolar transistor, BiCMOS device and method of fabricating thereof, in which an existing sub-collector disposed beneath a collector of a SiGe HBT is removed and a collector plug disposed at a lateral side of the collector is approached to a base when fabricating a Si-based very high-speed device, whereby it is possible to fabricate the SiGe HBT and an SOI CMOS on a single substrate, reduce the size of the device and the number of masks to be used, and implement the device of high density, low power consumption, and wideband performance.Type: ApplicationFiled: April 30, 2007Publication date: December 13, 2007Inventors: Jin Kang, Seung Lee, Kyoung Cho
-
Patent number: 7303968Abstract: A semiconductor device and a method of fabricating a semiconductor device having multiple subcollectors which are formed in a common wafer, in order to provide multiple structures having different characteristic and frequency response are provided. The subcollectors may be provided using different doses or different material implants resulting in devices having different optimum unity current gain cutoff frequency (fT) and breakdown voltage (BVCEO and BVCBO) on a common wafer.Type: GrantFiled: December 13, 2005Date of Patent: December 4, 2007Assignee: International Business Machines CorporationInventors: James S. Dunn, Louis D. Lanzerotti, Steven H. Voldman
-
Publication number: 20070275516Abstract: SiH3CH3 having the concentration of 1 to 10% is diluted with H2 and a portion of the diluted SiH3CH3, GeH4 and SiH4 (or DCS) are respectively supplied to a chamber of an epitaxial device at predetermined flow rates, and SiGe:C is formed by an epitaxial growth technique. By diluting the SiH3CH3, the concentration of oxygen-based impurity contained in the SiH3CH3 is reduced and hence, the oxygen-based impurity which is supplied to a chamber are reduced whereby the concentration of oxygen-based impurity contained in the SiGe:C formed in a film is reduced.Type: ApplicationFiled: January 17, 2005Publication date: November 29, 2007Inventors: Satoshi Eguchi, Akira Kanai, Isao Miyashita, Seigo Nagashima
-
Patent number: 7256445Abstract: An EEPROM memory cell uses an emitter polysilicon film for fabricating shallow source/drain regions to increase a breakdown voltage of the wells. The wells are fabricated to be approximately 100 nm (0.1 micrometers (?m)) in depth with a breakdown voltage of approximately 14 volts or more. A typical breakdown voltage of a well in a bipolar process is approximately 10 volts. Due to the increased breakdown voltage achieved, EEPROM memory cells can be produced along with bipolar devices on a single integrated circuit chip and fabricated on a common semiconductor fabrication line.Type: GrantFiled: February 10, 2005Date of Patent: August 14, 2007Assignee: Atmel CorporationInventor: Muhammad I. Chaudhry
-
Patent number: 7232733Abstract: A method of forming an integrated circuit configured to accommodate higher voltage and low voltage devices. In one embodiment, the method of forming the integrated circuit includes forming a transistor by forming a gate over a semiconductor substrate. The method of forming the transistor also includes forming a source/drain by forming a lightly doped region adjacent a channel region recessed into the semiconductor substrate and forming a heavily doped region adjacent the lightly doped region. The method of forming the transistor further includes forming an oppositely doped well under and within the channel region, and forming a doped region between the heavily doped region and the oppositely doped well. The doped region has a doping concentration profile less than a doping concentration profile of the heavily doped region. The method of forming the integrated circuit also includes forming a driver switch of a driver on the semiconductor substrate.Type: GrantFiled: August 23, 2004Date of Patent: June 19, 2007Assignee: Enpirion, Inc.Inventors: Ashraf W. Lotfi, Jian Tan
-
Patent number: 7205657Abstract: A semiconductor device which includes a laterally extending stack of laterally adjacent conductive semiconductor regions formed over a support surface of a substrate, and a method for fabricating the device.Type: GrantFiled: February 11, 2005Date of Patent: April 17, 2007Assignee: International Rectifier CorporationInventors: Robert Beach, Paul Bridger