Details Not Otherwise Provided For, E.g., Protection Against Moisture (epo) Patents (Class 257/E23.002)
-
Patent number: 8349746Abstract: Embodiments of the present invention pertain to the formation of microelectronic structures. Low k dielectric materials need to exhibit a dielectric constant of less than about 2.6 for the next technology node of 32 nm. The present invention enables the formation of semiconductor devices which make use of such low k dielectric materials while providing an improved flexural and shear strength integrity of the microelectronic structure as a whole.Type: GrantFiled: February 23, 2010Date of Patent: January 8, 2013Assignee: Applied Materials, Inc.Inventors: Bo Xie, Alexandros T. Demos, Daemian Raj, Sure Ngo, Kang Sub Yim
-
Publication number: 20130001694Abstract: A low capacitance transient voltage suppressor with reduced clamping voltage includes an n+ type substrate, a first epitaxial layer on the substrate, a buried layer formed within the first epitaxial layer, a second epitaxial layer on the first epitaxial layer, and an implant layer formed within the first epitaxial layer below the buried layer. The implant layer extends beyond the buried layer. A first trench is at an edge of the buried layer and an edge of the implant layer. A second trench is at another edge of the buried layer and extends into the implant layer. A third trench is at another edge of the implant layer. Each trench is lined with a dielectric layer. A set of source regions is formed within a top surface of the second epitaxial layer. The trenches and source regions alternate. A pair of implant regions is formed in the second epitaxial layer.Type: ApplicationFiled: June 28, 2011Publication date: January 3, 2013Applicant: Alpha and Omega Semiconductor IncorporatedInventors: Lingpeng Guan, Madhur Bobde, Anup Bhalla, Jun Hu, Wayne F. Eng
-
Publication number: 20130001547Abstract: A method includes communicatively coupling first and second integrated electronic devices together through a plurality of reference capacitors, transmitting a plurality of transmission reference signals on transmission reference electrodes of the plurality of reference capacitors, receiving coupling signals on reception reference electrodes of the plurality of reference capacitors, amplifying said coupling signals, generating a plurality of reception reference signals, generating a plurality of reception control signals as a function of the plurality of reception reference signals, and detecting a possible misalignment between said first and second integrated electronic devices based on the plurality of reception control signals.Type: ApplicationFiled: November 14, 2011Publication date: January 3, 2013Applicant: STMICROELECTRONICS S.R.L.Inventors: Roberto Canegallo, Mauro Scandiuzzo, Eleonora Franchi Scarselli, Antonio Gnudi, Roberto Guerrieri
-
Publication number: 20130002277Abstract: A semiconductor module includes a plurality of module pins and a semiconductor device. Module pins receive an identification pattern signal having M bits and outputs a test identification pattern, where M is a positive integer. The semiconductor device includes device pins, and outputs the identification pattern signal through the device pins in response to a connection identification control signal for identifying a configuration of pin connections between the module pins and the device pins. The semiconductor module effectively identifies a configuration of pin connections between the module pins and the device pins.Type: ApplicationFiled: June 26, 2012Publication date: January 3, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventor: Won-Hyung Song
-
Publication number: 20130001810Abstract: A method of manufacturing a bonded body of a semiconductor substrate and a semiconductor device to be mounted on the semiconductor substrate are provided. The method includes: preparing a first base member and a second base member; imparting liquid repellency for a liquid material to at least a part of a bonding film non-formation region of the first base member to form a liquid repellent region thereon; supplying the liquid material onto the first base member to selectively form a liquid coating on a bonding film formation region of the first base member; drying the liquid coating to obtain a bonding film on the bonding film formation region; and bonding the first base member and the second base member together through the bonding film due to a bonding property developed in a vicinity of a surface of the bonding film to thereby obtain the bonded body.Type: ApplicationFiled: September 10, 2012Publication date: January 3, 2013Applicant: SEIKO EPSON CORPORATIONInventor: Shintaro Asuke
-
Publication number: 20130002276Abstract: A semiconductor apparatus includes a through via and a comparison unit. The through via is electrically connected with another chip. The comparison unit includes a reference capacitor, and compares a capacitance value of the through via and a capacitance value of the reference capacitor in response to a test start signal and a reset signal and generates a comparison result.Type: ApplicationFiled: December 30, 2011Publication date: January 3, 2013Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Chun Seok JEONG
-
COMPOSITE ISOLATION LAYER STRUCTURES FOR SEMICONDUCTOR DEVICES AND METHODS OF MANUFACTURING THE SAME
Publication number: 20120326267Abstract: An isolation structure includes an oxide region in a lower portion of a trench on a substrate, an oxide layer conforming to a sidewall of the trench in an upper portion of the trench above the oxide region and a nitride region in the upper portion of the trench on the oxide region and the oxide layer. The substrate may include silicon, the oxide region may include silicon oxide and the nitride region may include silicon nitride. The oxide region may have a thickness of more than half of a height from a bottom of the trench to a top of the trench.Type: ApplicationFiled: June 26, 2012Publication date: December 27, 2012Inventor: Hyun-Seung Song -
Publication number: 20120326756Abstract: The electronic circuit includes a transistor having a gate terminal, a source terminal and a drain terminal. A resistor has a first terminal connected to the gate terminal and has a second terminal connected to an auxiliary pad. When the electronic circuit is operating in a test phase and is configured for receiving a test signal for performing the test of the transistor, the auxiliary pad is electrically floating. When the electronic circuit is operating in a normal phase and is configured for receiving a supply voltage, the auxiliary pad is electrically connected to a voltage value smaller than the sum of the voltage value of the source terminal with the threshold voltage value of the transistor.Type: ApplicationFiled: June 22, 2012Publication date: December 27, 2012Applicant: STMicroelectronics S.r.l.Inventors: Matteo AMIGHINI, Andrea BOTTA, Mauro FOPPIANI, Vanni POLETTO
-
Publication number: 20120326146Abstract: The disclosure is directed to a semiconductor wafer, integrated circuit product, and method of making same, having multiple non-singulated chips separated by scribe lines, comprising a plurality of seal rings, each seal ring surrounding a corresponding chip and disposed between the corresponding chip and adjacent scribe lines. Well resistors are disposed below the seal rings and probe pads disposed in the scribe lines. In particular, at least one of the probe pads is coupled by at least one of the well resistors to at least one of the chips.Type: ApplicationFiled: June 23, 2011Publication date: December 27, 2012Applicant: Broadcom CorporationInventors: Frank Hui, Neal Kistler, Don Bautista
-
Publication number: 20120319251Abstract: An integrated circuit structure includes a substrate and a metal pad over the substrate. A post-passivation interconnect (PPI) line is connected to the metal pad, wherein the PPI line includes at least a portion over the metal pad. A PPI pad is connected to the PPI line. A polymer layer is over the PPI line and the PPI pad, wherein the polymer layer has a thickness greater than about 30 ?m. An under-bump metallurgy (UBM) extends into an opening in the polymer layer and electrically connected to the PPI pad.Type: ApplicationFiled: June 16, 2011Publication date: December 20, 2012Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Lawrence Chiang Sheu, Hao-Yi Tsai, Chien-Hsiun Lee
-
Publication number: 20120320477Abstract: An integrated circuit chip including a plurality of parallel wells of alternated conductivity types formed in the upper portion of a semiconductor substrate of a first conductivity type, and a device of protection against attacks including: between the wells, trenches with insulated walls filled with a conductive material, said trenches extending from the upper surface of the wells to the substrate; and a circuit capable of detecting a modification of the stray capacitance formed between said conductive material and a region of the chip.Type: ApplicationFiled: June 14, 2012Publication date: December 20, 2012Applicant: STMicroelectronics (Rousset) SASInventors: Mathieu Lisart, Alexandre Sarafianos
-
Publication number: 20120319250Abstract: In one embodiment, a semiconductor is provided comprising a substrate and a plurality of wiring layers and dielectric layers formed on the substrate, the wiring layers implementing a circuit. The dielectric layers separate adjacent ones of the plurality of wiring layers. A first passivation layer is formed on the plurality of wiring layers. A first contact pad is formed in the layer and connected to the contact pad. A through silicon via (TSV) is formed through the substrate, the plurality of wiring and dielectric layers, and the passivation layer. The TSV is electrically connected to the wire formed on the passivation layer. The TSV is electrically isolated from the wiring layers except for the connection provided by the metal wire formed on the passivation layer.Type: ApplicationFiled: June 14, 2011Publication date: December 20, 2012Inventors: Florian Schmitt, Michael Ziesmann
-
Publication number: 20120319247Abstract: A method for fabricating semiconductor device structures includes forming a non-conformal mask over a surface of a substrate. Non-conformal mask material with a planar or substantially planar upper surface is formed on the surface of the substrate. The planarity or substantial planarity of the non-conformal material eliminates or substantially eliminates distortion in a “mask” formed thereover and, thus, eliminates or substantially eliminates distortion in any mask that is subsequently formed using the pattern of the mask. In some embodiments, mask material of the non-conformal mask does not extend into recesses in the upper surface of the substrate; instead it “bridges” the recesses. Semiconductor device structures that include non-conformal masks and semiconductor device structures that have been fabricated with non-conformal masks are also disclosed.Type: ApplicationFiled: August 6, 2012Publication date: December 20, 2012Applicant: MICRON TECHNOLOGY, INC.Inventor: David H. Wells
-
Publication number: 20120319110Abstract: A semiconductor substrate having transistor structures and test structures with spacing between the transistor structures smaller than the spacing between the test structures is provided. A first iteratively performed deposition and etch process includes: depositing a first doped epitaxial layer having a first concentration of a dopant over the semiconductor substrate, and etching the first doped epitaxial layer. A second iteratively performed deposition and etch process includes: depositing a second doped epitaxial layer having a second concentration of the dopant higher than the first concentration over the semiconductor substrate, and etching the second doped epitaxial layer. The first concentration results in a first net growth rate over the transistor structures and the second concentration results in a lower, second net growth rate over the test structures than the transistor structures, resulting in reduced pattern loading.Type: ApplicationFiled: August 30, 2012Publication date: December 20, 2012Inventors: Abhishek Dube, Viorel Ontalus, Kathryn T. Schonenberg, Zhengmao Zhu
-
Publication number: 20120313094Abstract: A semiconductor device which uses a semiconductor substrate having a TEG pattern to reduce defects induced by dicing. The semiconductor device includes a semiconductor substrate which is to be or has been divided into individual semiconductor chips by dicing; an interlayer insulating layer formed over the semiconductor substrate; a seal ring provided in the interlayer insulating layer and formed along the periphery of the semiconductor chip; and a TEG wiring having one end coupled to the seal ring and the other end extending toward an end face of the periphery of the semiconductor chip.Type: ApplicationFiled: May 15, 2012Publication date: December 13, 2012Applicant: RENESAS ELECTRONICS CORPORATIONInventor: Osamu KATO
-
Publication number: 20120306059Abstract: Methods and etchant compositions for wet etching to selectively remove a hafnium aluminum oxide (HfAlOx) material relative to silicon oxide (SiOx) are provided.Type: ApplicationFiled: August 14, 2012Publication date: December 6, 2012Applicant: MICRON TECHNOLOGY, INC.Inventors: Prashant Raghu, Yi Yang
-
Patent number: 8324688Abstract: The present disclosure provides ESD protection devices that can effectively cope with electrostatic stress of microchips for high voltage operation.Type: GrantFiled: November 23, 2010Date of Patent: December 4, 2012Assignee: BauabtechInventor: Kilho Kim
-
Publication number: 20120299203Abstract: One aspect of the present invention provides a polymer having repeating units represented by the formulas (1-1), (1-2) and (1-3) and weight-average molecular weight of from 3,000 to 500,000, as determined by GPC using tetrahydrofuran as a solvent, reduced to polystyrene. Another aspect of the present invention provides an adhesive composition comprising (A) the polymer, (B) a thermosetting resin, and (C) a compound having flux activity. Further, the present invention provides an adhesive sheet having an adhesive layer made of the adhesive composition, a protective material for a semiconductor device, which has the adhesive layer, and a semiconductor device having a cured product obtained from the adhesive composition.Type: ApplicationFiled: May 11, 2012Publication date: November 29, 2012Applicant: SHIN-ETSU CHEMICAL CO., LTD.Inventors: Michihiro SUGO, Kazunori KONDO
-
Publication number: 20120299160Abstract: Disclosed herein is a method of forming a semiconductor device. In one example, the method includes performing a first process operation to form a first etch stop layer above a first region of a semiconducting substrate where a first type of transistor device will be formed, and forming a first stress inducing layer at least above the first etch stop layer in the first region, wherein the first stress inducing layer is adapted to induce a stress in a channel region of the first type of transistor. The method further includes, after forming the first etch stop layer, performing a second process operation form a second etch stop layer above a second region of the substrate where a second type of transistor device will be formed, and forming a second stress inducing layer at least above the second etch stop layer in the second region, wherein the second stress inducing layer is adapted to induce a stress in a channel region of the second type of transistor.Type: ApplicationFiled: May 26, 2011Publication date: November 29, 2012Applicant: GLOBALFOUNDRIES INC.Inventors: Peter Baars, Marco Lepper, Thilo Scheiper
-
Publication number: 20120299162Abstract: A barrier film for an electronic device, the barrier film including: a resin film; a layer-by-layer stack portion including a tabular inorganic particle layer and a binder layer which are alternately disposed on the resin film and are oppositely charged; and a filling portion that fills a defect portion of the tabular inorganic particle layer wherein the defect portion is a portion of the tabular inorganic particle layer where a tabular inorganic particle of the tabular inorganic particle layer is not present.Type: ApplicationFiled: May 23, 2012Publication date: November 29, 2012Applicant: SAMSUNG ELECTRONICS CO. LTD.Inventors: Kenichi Nagayama, Yukika Yamada, Tadao Yagi
-
Publication number: 20120299161Abstract: The invention relates to a bump structure of a semiconductor device. An exemplary structure for a semiconductor device comprises a substrate; a contact pad over the substrate; a passivation layer extending over the substrate and having an opening with a first width over the contact pad; a conductive via within the opening; and a conductive pillar having a second width completely covering the conductive via, wherein a ratio of the first width to the second width is from about 0.15 to 0.55.Type: ApplicationFiled: May 26, 2011Publication date: November 29, 2012Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Kuo-Chin CHANG, Yuh Chern SHIEH
-
Patent number: 8319286Abstract: A system and method for electrostatic discharge protection. The system includes a first transistor including a first drain, a second transistor including a second drain, and a resistor including a first terminal and a second terminal. The first terminal is coupled to the first drain and the second drain. Additionally, the system includes a third transistor coupled to the second terminal and a protected system. The third transistor includes a first gate, a first dielectric layer located between the first gate and a first substrate, a first source, and a third drain. The protected system includes a fourth transistor, and the fourth transistor includes a second gate, a second dielectric layer located between the second gate and a second substrate, a second source, and a fourth drain.Type: GrantFiled: December 27, 2010Date of Patent: November 27, 2012Assignee: Semiconductor Manufacturing International (Shanghai) CorporationInventors: Ting Chieh Su, Min Chie Jeng, Chin Chang Liao, Jun Cheng Huang
-
Publication number: 20120292749Abstract: A semiconductor wafer has a plurality of semiconductor die separated by a saw street. The wafer is mounted to dicing tape. The wafer is singulated through the saw street to expose side surfaces of the semiconductor die. An ESD protection layer is formed over the semiconductor die and around the exposed side surfaces of the semiconductor die. The ESD protection layer can be a metal layer, encapsulant film, conductive polymer, conductive ink, or insulating layer covered by a metal layer. The ESD protection layer is singulated between the semiconductor die. The semiconductor die covered by the ESD protection layer are mounted to a temporary carrier. An encapsulant is deposited over the ESD protection layer covering the semiconductor die. The carrier is removed. An interconnect structure is formed over the semiconductor die and encapsulant. The ESD protection layer is electrically connected to the interconnect structure to provide an ESD path.Type: ApplicationFiled: July 27, 2012Publication date: November 22, 2012Applicant: STATS CHIPPAC, LTD.Inventors: Reza A. Pagaila, Jose A. Caparas, Pandi C. Marimuthu
-
Patent number: 8310062Abstract: A semiconductor package includes a wire board, a plurality of semiconductor chips configured to be stacked over the wire board and to be electrically coupled with the wire board, and at least one shielding unit configured to be formed between the plurality of semiconductor chips and to be maintained at a predetermined voltage.Type: GrantFiled: December 30, 2008Date of Patent: November 13, 2012Assignee: Hynix Semiconductor Inc.Inventors: Jun-Ho Lee, Hyung-Dong Lee, Hyun-Seok Kim
-
Publication number: 20120280371Abstract: A manufacturing method of a circuit structure is provided. A metal layer having an upper surface is provided. A surface passivation layer is formed on the metal layer. The surface passivation layer exposes a portion of the upper surface of the metal layer, and a material of the metal layer is different from a material of the surface passivation layer. A covering layer is formed on the surface passivation layer, and the covering layer covers the surface passivation layer.Type: ApplicationFiled: February 12, 2012Publication date: November 8, 2012Applicant: Subtron Technology Co., Ltd.Inventor: Ching-Sheng Chen
-
Publication number: 20120282738Abstract: A manufacturing method of a circuit structure is provided. A metal layer having an upper surface is provided. A surface passivation layer is formed on the metal layer. The surface passivation layer exposes a portion of the upper surface of the metal layer, and a material of the metal layer is different from a material of the surface passivation layer. The metal layer and the surface passivation layer are dipped into a modifier, and the modifier is selectively absorbed and attached to the surface passivation layer, so as to form a covering layer. The covering layer has a plurality of nanoparticles and covers the surface passivation layer.Type: ApplicationFiled: June 14, 2011Publication date: November 8, 2012Applicant: SUBTRON TECHNOLOGY CO. LTD.Inventor: Ching-Sheng Chen
-
Publication number: 20120273781Abstract: A method and device are provided for the RF characterization of nanostructures and high impedance devices. A two-terminal electronic nanostructure device is fabricated by dividing a length of a nanostructure into a plurality of shorter, identical nanostructures using a plurality of finger electrodes electrically connected in parallel. The nanostructure may include a single walled carbon nanotube subdivided into shorter identical copies of a metallic nanotube segment by situating multiple finger electrodes along the length of the single walled carbon nanotube. Each of the subdivided shorter nanotube segments are connected in parallel. This arrangement allows for close impedance matching to radio frequency (RF) systems, and serves as an important technique in understanding and characterizing metallic (and even semiconducting) nanotubes at RF and microwave frequencies.Type: ApplicationFiled: January 28, 2008Publication date: November 1, 2012Inventors: Peter J. Burke, Steffen McKernan, Dawei Wang, Zhen Yu
-
Publication number: 20120275208Abstract: An electrical fuse has an anode contact on a surface of a semiconductor substrate. The electrical fuse has a cathode contact on the surface of the semiconductor substrate spaced from the anode contact. The electrical fuse has a link within the substrate electrically interconnecting the anode contact and the cathode contact. The link comprises a semiconductor layer and a silicide layer. The silicide layer extends beyond the anode contact. An opposite end of the silicide layer extends beyond the cathode contact. A silicon germanium region is embedded in the semiconductor layer under the silicide layer, between the anode contact and the cathode contact.Type: ApplicationFiled: April 27, 2011Publication date: November 1, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Yan Zun Li, Zhengwen Li, Chengwen Pei, Jian Yu
-
Patent number: 8299531Abstract: In a snapback NMOS ESD protection structure, the output voltage presented to an internal circuit for ESD protection is limited by providing for a separate output terminal at a lower voltage than the input terminal. The voltage drop between the two terminals is achieved by connecting the input and output terminals to different parts of a ballast region of the structure and using the saturation resistance of the portion of the ballast region between the terminals to achieve the voltage drop.Type: GrantFiled: December 27, 2001Date of Patent: October 30, 2012Assignee: National Semiconductor CorporationInventor: Vladislav Vashchenko
-
Publication number: 20120267769Abstract: A chip layout isolates Rx terminals and Rx ports from Tx terminals and Tx ports. Tx terminals are grouped contiguously to each other, and are segregated as a group to a given edge of the package, Rx terminals are similarly grouped and segregated to a different edge of the package. Tx and Rx data channels are disposed in a respective single layer of the package, or both are disposed in a same single layer of the package. Rx ports and Tx ports are located at an approximate center of the package, with Tx and Rx ports disposed on respective opposite sides of an axis bisecting the package. Data signals received by, and transmitted from, the chip flow in a same direction, from a first edge of the package to the center of the package and from the center of the package to a second edge of the package, respectively.Type: ApplicationFiled: July 3, 2012Publication date: October 25, 2012Applicant: MOSYS, INC.Inventors: Michael J. Miller, Mark Baumann, Richard S. Roy
-
Publication number: 20120261790Abstract: The present invention provides a substrate structure, a semiconductor device, and a manufacturing method thereof. The substrate structure comprises: a semiconductor substrate; and a first isolation region, wherein the first isolation region comprises: a first trench extending through the semiconductor substrate; and a first dielectric layer filling the first trench. Due to the isolation region extending through the substrate, it is possible to make device structures on both surfaces of the substrate, so as to increase the utilization of the substrate and the integration degree of the devices.Type: ApplicationFiled: March 4, 2011Publication date: October 18, 2012Inventors: Huicai Zhong, Qingqing Liang
-
Publication number: 20120261786Abstract: A semiconductor device includes: a semiconductor substrate including an active element formation face on which an active element is formed; detection electrodes detecting a remaining amount of ink by being wet in the ink; an antenna transmitting and receiving information; a storage circuit storing information relating to the ink; and a control circuit controlling the detection electrodes, the antenna, and the storage circuit.Type: ApplicationFiled: June 29, 2012Publication date: October 18, 2012Applicant: SEIKO EPSON CORPORATIONInventor: Nobuaki HASHIMOTO
-
Publication number: 20120261839Abstract: The present invention provides a dicing tape-integrated wafer back surface protective film including: a dicing tape including a base material and a pressure-sensitive adhesive layer formed on the base material; and a wafer back surface protective film formed on the pressure-sensitive adhesive layer of the dicing tape, in which the wafer back surface protective film is colored. It is preferable that the colored wafer back surface protective film has a laser marking ability. The dicing tape-integrated wafer back surface protective film can be suitably used for a flip chip-mounted semiconductor device.Type: ApplicationFiled: June 27, 2012Publication date: October 18, 2012Applicant: NITTO DENKO CORPORATIONInventors: Naohide TAKAMOTO, Takeshi MATSUMURA
-
Publication number: 20120261791Abstract: A semiconductor device structure with an oxide-filled large deep trench (OFLDT) portion having trench size TCS and trench depth TCD is disclosed. A bulk semiconductor layer (BSL) is provided with a thickness BSLT>TCD. A large trench top area (LTTA) is mapped out atop BSL with its geometry equal to OFLDT. The LTTA is partitioned into interspersed, complementary interim areas ITA-A and ITA-B. Numerous interim vertical trenches of depth TCD are created into the top BSL surface by removing bulk semiconductor materials corresponding to ITA-B. The remaining bulk semiconductor materials corresponding to ITA-A are converted into oxide. If any residual space is still left between the so-converted ITA-A, the residual space is filled up with oxide deposition. Importantly, the geometry of all ITA-A and ITA-B should be configured simple and small enough to facilitate fast and efficient processes of oxide conversion and oxide filling.Type: ApplicationFiled: June 29, 2012Publication date: October 18, 2012Inventors: Xiaobin Wang, Anup Bhalla, Yeeherg Lee
-
Publication number: 20120256180Abstract: Embodiments of the disclosure relate to a method of evaluating a semiconductor wafer dicing process, comprising providing evaluation lines extending in at least one scribe line of the wafer, dicing the wafer in the scribe line, evaluating the length of the evaluation lines, providing an information about their length, and using the information to evaluate the dicing process.Type: ApplicationFiled: April 10, 2012Publication date: October 11, 2012Applicant: STMICROELECTRONICS ROUSSET SASInventor: Francois Tailliet
-
Publication number: 20120249159Abstract: A back end of the line (BEOL) fuse structure having a stack of vias. The stacking of vias leads to high aspect ratios making liner and seed coverage inside the vias poorer. The weakness of the liner and seed layers leads to a higher probability of electromigration (EM) failure. The fuse structure addresses failures due to poor liner and seed coverage. Design features permit determining where failures occur, determining the extent of the damaged region after fuse programming and preventing further propagation of the damaged dielectric region.Type: ApplicationFiled: March 29, 2011Publication date: October 4, 2012Applicant: International Business Machines CorporationInventors: Ronald G. Filippi, Griselda Bonilla, Kaushik Chanda, Stephan Grunow, Naftali E. Lustig, Andrew H. Simon, Ping-Chuan Wang
-
Publication number: 20120248634Abstract: The method for manufacturing a film-like adhesive according to the present invention includes: applying an adhesive composition comprising (A) a radiation-polymerizable compound, (B) a photoinitiator and (C) a thermosetting resin, and having a solvent content of 5% by mass or lower and being liquid at 25° C., on a base material to thereby form an adhesive composition layer; and irradiating the adhesive composition layer with light to thereby form the film-like adhesive.Type: ApplicationFiled: November 10, 2010Publication date: October 4, 2012Inventors: Kazuyuki Mitsukura, Takashi Kawamori, Takashi Masuko, Shigeki Katogi, Shinjiro Fujii
-
Publication number: 20120248441Abstract: In some embodiments an Integrated Circuit package includes a plurality of system functional pins, at least one system functional pin depopulation zone, and at least one non-system functional pin located in the at least one functional pin depopulation zone. Other embodiments are described and claimed.Type: ApplicationFiled: June 11, 2012Publication date: October 4, 2012Inventors: Mark B. Trobough, Christopher S. Baldwin
-
Publication number: 20120248438Abstract: A fault-tolerant unit and a fault-tolerant method for through-silicon via (TSV) are provided. The fault-tolerant unit includes TSV structures TSV1˜TSVn, nodes N11˜N1n, nodes N21˜N2n and a switching module. The TSV structure TSVi is connected between the node N11 of the first chip and the node N2i of the second chip, wherein 1?i?n. The switching module is connected between the nodes N21˜N2n of the second chip and a test path of the second chip. In normal operation state, the switching module disconnects the test path and the nodes N21˜N2n when the TSV structures TSV1˜TSVn are valid. The switching module connects the node N2i to at least another one of the nodes N21˜N2n when the TSV structure TSVi is faulty in the normal operation state. In test status, the switching module connects the test path to the nodes N21˜N2n.Type: ApplicationFiled: September 20, 2011Publication date: October 4, 2012Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Chiao-Ling Lung, Yu-Shih Su, Shih-Chieh Chang, Yiyu Shi
-
Publication number: 20120248586Abstract: A semiconductor integrated circuit apparatus includes a semiconductor substrate, a plurality of signal lines, and at least one interface member. The signal lines are disposed on the semiconductor substrate. The interface member is disposed in the semiconductor substrate between the adjacent signal lines among the signal lines to pierce the semiconductor substrate.Type: ApplicationFiled: August 27, 2011Publication date: October 4, 2012Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Jun Ho LEE, Hyun Seok KIM, Boo Ho JUNG, Sun Ki CHO, Yang Hee KIM, Young Won KIM
-
Publication number: 20120241922Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a lead frame having a die attach paddle pad and a peripheral lead pad with an inner lead pad between the die attach paddle pad and the peripheral lead pad; forming a component side of the lead frame for exposing an upper portion of a peripheral lead under the peripheral lead pad; forming an encapsulation on the lead frame and the upper portion of the peripheral lead; exposing the peripheral lead pad; depositing a conductive shielding layer on the encapsulation connected to the peripheral lead pad; and forming a mounting side of the lead frame for forming a lower portion of the peripheral lead over a peripheral lead contact pad.Type: ApplicationFiled: March 25, 2011Publication date: September 27, 2012Inventor: Reza Argenty Pagaila
-
Publication number: 20120241924Abstract: The present invention provides an antenna in that the adhesive intensity of a conductive body formed on a base film is increased, and a semiconductor device including the antenna. The invention further provides a semiconductor device with high reliability that is formed by attaching an element formation layer and an antenna, wherein the element formation layer is not damaged due to a structure of the antenna. The semiconductor device includes the element formation layer provided over a substrate and the antenna provided over the element formation layer. The element formation layer and the antenna are electrically connected. The antenna has a base film and a conductive body, wherein at least a part of the conductive body is embedded in the base film. As a method for embedding the conductive body in the base film, a depression is formed in the base film and the conductive body is formed therein.Type: ApplicationFiled: May 10, 2012Publication date: September 27, 2012Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Kyosuke ITO, Junya MARUYAMA, Takuya TSURUME, Shunpei YAMAZAKI
-
Patent number: 8274147Abstract: Methods and systems for intra-printed circuit board communication via waveguides are disclosed and may include communicating one or more signals between or among a plurality of integrated circuits via one or more waveguides integrated on a printed circuit board. The integrated circuits may be bonded to the printed circuit board. The waveguides may be configured via switches integrated within each of the plurality of integrated circuits. The one or more signals may include microwave signals. The one or more waveguides may be configured for communicating microwave signals with a frequency of 60 GHz or greater. The communication of the one or more signals may be configured via a low frequency control signal, which may include a digital signal. The one or more waveguides may include metal and/or semiconductor layers deposited on and/or embedded within the printed circuit board.Type: GrantFiled: August 14, 2008Date of Patent: September 25, 2012Assignee: Broadcom CorporationInventors: Ahmadreza Rofougaran, Maryam Rofougaran
-
Publication number: 20120235141Abstract: According to one embodiment, a semiconductor memory system includes a substrate, a plurality of elements and an adhesive portion. The substrate has a multilayer structure in which wiring patterns are formed, and has a substantially rectangle shape in a planar view. The elements are provided and arranged along the long-side direction of a surface layer side of the substrate. The adhesive portion is filled in a gap between the elements and in a gap between the elements and the substrate, where surfaces of the elements are exposed.Type: ApplicationFiled: March 13, 2012Publication date: September 20, 2012Applicant: Kabushiki Kaisha ToshibaInventors: Hayato MASUBUCHI, Naoki Kimura, Manabu Matsumoto, Toyota Morimoto
-
Publication number: 20120235285Abstract: When forming complex metallization systems on the basis of copper, the very last metallization layer may receive contact regions on the basis of copper, the surface of which may be passivated on the basis of a dedicated protection layer, which may thus allow the patterning of the passivation layer stack prior to shipping the device to a remote manufacturing site. Hence, the protected contact surface may be efficiently re-exposed in the remote manufacturing site on the basis of an efficient non-masked wet chemical etch process.Type: ApplicationFiled: March 15, 2012Publication date: September 20, 2012Applicant: GLOBALFOUNDRIES INC.Inventors: Matthias Lehr, Joerg Hohage, Andreas Ott
-
Patent number: 8268668Abstract: A method of fabricating an electronic circuit including forming a first depression on a first surface of a first wafer and forming a second depression on the first surface of the first wafer. The second depression is adjacent the first depression and separated from the first depression by a wall. The method further includes locating an actuator on the wall and attaching a first surface of a second wafer to the first surface of the first wafer to cover the first and second depressions. A first portion of the second wafer and the first depression define a first reservoir to contain a first chemical, and a second portion of the second wafer and the second depression define a second reservoir to contain a second chemical.Type: GrantFiled: April 9, 2010Date of Patent: September 18, 2012Assignee: Teledyne Technologies IncorporatedInventors: Cuong V. Pham, David E. Chubin, Aaron D. Kuan, Colleen L. Khalifa
-
Patent number: 8269300Abstract: A packaged image sensor assembly utilizes a spacer paste to control the height of a transparent window above an image sensor die to provide safe wire bond clearance. A dam structure is used to control the height of the transparent window. The dam may be formed either entirely from spacer paste or by depositing the spacer paste on an underlying patterned mesa. An additional encapsulant is provided outside of the dam to encapsulate wirebonds and provide additional protection from moisture permeation.Type: GrantFiled: April 29, 2008Date of Patent: September 18, 2012Assignee: OmniVision Technologies, Inc.Inventors: Yeh-An Chien, Wei-Feng Lin
-
Patent number: 8269344Abstract: Methods and systems for inter-chip communication via integrated circuit package waveguides are disclosed and may include communicating one or more signals between or among a plurality of integrated circuits via one or more waveguides integrated in a multi-layer package. The integrated circuits may be bonded to the multi-layer package. The waveguides may be configured via switches in the integrated circuits or by MEMS switches integrated in the multi-layer package. The signals may include a microwave signal and a low frequency control signal that may configure the microwave signal. The low frequency control signal may include a digital signal. The waveguides may comprise metal and/or semiconductor layers deposited on and/or embedded within the multi-layer package.Type: GrantFiled: March 28, 2008Date of Patent: September 18, 2012Assignee: Broadcom CorporationInventor: Ahmadreza Rofougaran
-
Patent number: 8269343Abstract: A semiconductor device in accordance with one embodiment of the invention can include a substrate onto which a wiring pattern is formed. In addition, the semiconductor device can include a plurality of semiconductor packages. Each semiconductor package can include a lead frame that is coupled to an electrode of a semiconductor chip. Each lead frame can be located on a side surface and a bottom surface of the semiconductor package. In addition, the semiconductor device can include a pressure-contact section for receiving the plurality of semiconductor packages and for causing the plurality of semiconductor packages to come into contact with the wiring pattern.Type: GrantFiled: September 19, 2008Date of Patent: September 18, 2012Assignee: Spansion LLCInventor: Kouichi Meguro
-
Publication number: 20120228748Abstract: A structure and method for producing the same is disclosed. The structure includes an organic passivation layer with solids suspended therein. Preferential etch to remove a portion of the organic material and expose portions of such solids creates enhanced surface roughness, which provides a significant advantage with respect to adhesion of that passivation layer to the packaging underfill material.Type: ApplicationFiled: May 10, 2012Publication date: September 13, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: ALEXANDRE BLANDER, JON A. CASEY, TIMOTHY H. DAUBENSPECK, IAN D. MELVILLE, JENNIFER V. MUNCY, MARIE-CLAUDE PAQUET