Bump Or Ball Contacts (epo) Patents (Class 257/E23.021)
-
Patent number: 8633586Abstract: A mock bump system includes: providing a first structure having an edge; and forming a mock bump near the edge.Type: GrantFiled: July 31, 2008Date of Patent: January 21, 2014Assignee: Stats Chippac Ltd.Inventors: Oh Han Kim, BaeYong Kim, YoungMin Kim
-
Publication number: 20140015126Abstract: A semiconductor package including a semiconductor chip having a front surface and a rear surface which faces away from the front surface, pads disposed over the front surface of the semiconductor chip, and bumps formed over the pads, and each having a T-shaped configuration or defining an inverted T-shaped space.Type: ApplicationFiled: November 6, 2012Publication date: January 16, 2014Applicant: SK hynix Inc.Inventor: Ju Heon YANG
-
Patent number: 8629557Abstract: Structures and methods for detecting solder wetting of pedestal sidewalls. The structure includes a semiconductor wafer having an array of integrated circuit chips, each of the integrated circuit chips having an array of chip pedestals having respective chip solder columns on top of the chip pedestals, the pedestals spaced apart a first distance in a first direction and a spaced apart second distance in second direction perpendicular to the first direction; and at least one monitor structure disposed in different regions of the wafer from the integrated circuit chips, the monitor structure comprising at least a first pedestal and a first solder column on a top surface of the first pedestal and a second pedestal and a second solder column on a top surface of the second pedestal, the first and the second pedestals spaced apart a third distance, the third distance less than the first and the second distances.Type: GrantFiled: March 8, 2012Date of Patent: January 14, 2014Assignee: International Business Machines CorporationInventors: Timothy H. Daubenspeck, Jeffrey P. Gambino, Christopher D. Muzzy, Wolfgang Sauter, Timothy D. Sullivan
-
Patent number: 8624404Abstract: Integrated circuit packages comprise vias, each of which extends from a pad in communication with an integrated circuit on a semiconductor chip through insulating material overlying the semiconductor chip to an attachment surface facing a substrate. The portion of each via proximate the attachment surface is laterally offset from the portion proximate the pad from which it extends in a direction away from the center of the semiconductor chip. Metallic material received in the vias mechanically and electrically interconnects the semiconductor chip to the substrate.Type: GrantFiled: June 25, 2012Date of Patent: January 7, 2014Assignee: Advanced Micro Devices, Inc.Inventors: Michael Z. Su, Lei Fu, Frank Kuechenmeister
-
Patent number: 8623754Abstract: Generally, the subject matter disclosed herein relates to repairing anomalous stiff pillar bumps that may be detected above a metallization system of a semiconductor chip or wafer. One illustrative method disclosed herein includes, among other things, forming a pillar bump above a metallization system of a semiconductor chip, and forming a plurality of notches in the pillar bump, wherein the plurality of notches are adapted to adjust a flexibility of the pillar bump when the pillar bump is exposed to a lateral force.Type: GrantFiled: July 27, 2012Date of Patent: January 7, 2014Assignee: GLOBALFOUNDRIES Inc.Inventors: Vivian W. Ryan, Holm Geisler, Dirk Breuer
-
Patent number: 8624391Abstract: An integrated circuit structure includes a semiconductor chip, which includes a corner, a side, and a center. The semiconductor chip further includes a plurality of bump pad structures distributed on a major surface of a substrate; a first region of the substrate having formed thereon a first bump pad structure having a first number of supporting metal pads associated with it; and a second region of the substrate having formed thereon a second bump structure having a second number of supported metal pads associated with it, the second number being greater than the first number.Type: GrantFiled: July 23, 2010Date of Patent: January 7, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Hsien-Wei Chen
-
Patent number: 8624359Abstract: A wafer level chip scale package (WLCSP) includes a semiconductor device including an active surface having a contact pad, and side surfaces. A mold covers the side surfaces of the semiconductor device. A RDL structure includes a first PPI line electrically connected to the contact pad and extending on the active surface of the semiconductor device. A UBM layer is formed over and electrically connected to the first PPI line. A seal ring structure extends around the upper periphery of the semiconductor device on the mold. The seal ring structure includes a seal layer extending on the same level as at least one of the first PPI line and the UBM layer. A method of manufacturing a WLCSP includes forming a re-routing laminated structure by simultaneously forming an interconnection line and a seal layer on the molded semiconductor devices.Type: GrantFiled: October 5, 2011Date of Patent: January 7, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chung-Ying Yang, Hsien-Wei Chen, Tsung-Yuan Yu, Shih-Wei Liang
-
Patent number: 8624402Abstract: A mock bump system includes providing a flip chip integrated circuit having an edge and forming a mock bump near the edge.Type: GrantFiled: March 26, 2008Date of Patent: January 7, 2014Assignee: STATS Chippac LtdInventors: YoungMin Kim, BaeYong Kim, HyunChul Kang
-
Patent number: 8624382Abstract: A packaging substrate includes a first dielectric layer; a plurality of first conductive pads embedded in and exposed from a first surface of the first dielectric layer; a first circuit layer embedded in and exposed from a second surface of the first dielectric layer; a plurality of first metal bumps disposed in the first dielectric layer, each of the first metal bumps having a first end embedded in the first circuit layer and a second end opposing the first end and disposed on one of the first conductive pads, a conductive seedlayer being disposed between the first circuit layer and the first dielectric layer and between the first circuit layer and the first metal bump; a built-up structure disposed on the first circuit layer and the first dielectric layer; and a plurality of second conductive pads disposed on the built-up structure. The packaging substrate has an over-warpage problem improved.Type: GrantFiled: July 6, 2012Date of Patent: January 7, 2014Assignee: Unimicron Technology CorporationInventors: Tzyy-Jang Tseng, Chung-W. Ho
-
Patent number: 8618658Abstract: A semiconductor device and a fabrication method thereof are provided. An electrically conductive elastic member is formed on a semiconductor die, and a conductive bump is formed on the elastic member. Accordingly, since the conductive bump is formed on the elastic member, or to protrude from a top surface of the elastic member, the height and thus diameter of the conductive bump is reduced allowing a fine pitch to be realized. Further, the elastic member is elastic and thus mitigates external impacts from being transferred from the conductive bump to the semiconductor die.Type: GrantFiled: March 19, 2010Date of Patent: December 31, 2013Inventors: Jong Sik Paek, Won Chul Do, Eun Sook Sohn
-
Patent number: 8618645Abstract: A package process is provided. An adhesive layer is disposed on a carrier board and then plural first semiconductor devices are disposed on the adhesive layer. A first molding compound formed on the carrier board covers the sidewalls of the first semiconductor devices and fills the gaps between the first semiconductor devices so as to form a chip array board constructed by the first semiconductor devices and the first molding compound. Next, plural second semiconductor devices are flip-chip bonded to the first semiconductor devices respectively. Then, a second molding compound formed on the chip array board at least covers the sidewalls of the second semiconductor devices and fills the gaps between the second semiconductor devices. Subsequently, the chip array board is separated from the adhesive layer. Then, the first and the second molding compound are cut along the gaps between the second semiconductor devices.Type: GrantFiled: February 24, 2010Date of Patent: December 31, 2013Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Chi-Chih Shen, Jen-Chuan Chen, Tommy Pan
-
Publication number: 20130341784Abstract: A semiconductor device includes a ball grid array (BGA) package including first bumps. A first semiconductor die is mounted to the BGA package between the first bumps. The BGA package and first semiconductor die are mounted to a carrier. A first encapsulant is deposited over the carrier and around the BGA package and first semiconductor die. The carrier is removed to expose the first bumps and first semiconductor die. An interconnect structure is electrically connected to the first bumps and first semiconductor die. The BGA package further includes a substrate and a second semiconductor die mounted, and electrically connected, to the substrate. A second encapsulant is deposited over the second semiconductor die and substrate. The first bumps are formed over the substrate opposite the second semiconductor die. A warpage balance layer is formed over the BGA package.Type: ApplicationFiled: June 21, 2012Publication date: December 26, 2013Applicant: STATS ChipPAC, LTD.Inventors: Yaojian Lin, Kang Chen
-
Publication number: 20130334683Abstract: An electronic device package includes a bump having a post disposed on a contact portion of a semiconductor chip and an enlarged portion laterally protruded from an upper portion of the post; an interconnection portion having a locking portion that substantially surrounds the enlarged portion and an upper sidewall of the post; and a dielectric layer substantially surrounding the bump and the locking portion to separate the interconnection portion from the semiconductor chip.Type: ApplicationFiled: September 14, 2012Publication date: December 19, 2013Applicant: SK HYNIX INC.Inventors: Seung Jee KIM, Qwan Ho CHUNG, Jong Hyun NAM, Si Han KIM, Sang Yong LEE, Seong Cheol SHIN
-
Patent number: 8610268Abstract: A semiconductor element includes connection terminals. The connection terminals are each shaped in such a manner that the transverse cross-sectional area in a portion near the leading end thereof decreases toward the leading end. Specifically, the shape of each of the connection terminals is columnar except for the portion near the leading end, and the side surface in the portion near the leading end of the connection terminal is shaped in a tapered form. Furthermore, a metal layer for improving a solder wettability may be formed at least on the side surface shaped in the tapered form, of the connection terminal.Type: GrantFiled: September 1, 2011Date of Patent: December 17, 2013Assignee: Shinko Electric Industries Co., Ltd.Inventors: Kazutaka Kobayashi, Tadashi Arai, Takashi Kurihara
-
Patent number: 8610247Abstract: The present disclosure provides a semiconductor device. The semiconductor device includes a first inductor formed on a first substrate; a second inductor formed on a second substrate and conductively coupled with the first inductor as a transformer; and a plurality of micro-bump features configured between the first and second substrates. The plurality of micro-bump features include a magnetic material having a relative permeability substantially greater than one and are configured to enhance coupling between the first and second inductors.Type: GrantFiled: December 30, 2011Date of Patent: December 17, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsiao-Tsung Yen, Yu-Ling Lin, Ying-Ta Lu, Huan-Neng Chen, Ho-Hsiang Chen
-
Patent number: 8610269Abstract: [Problem] A semiconductor device which achieves a fine pitch, a high throughput and a high connection reliability, especially in flip-chip mounting is provided. A method for manufacturing the semiconductor device and a circuit device using the semiconductor device are also provided. [Means for solving the problem] The semiconductor device has: an electrode; an insulating part having an opening on the electrode; a protruding part formed on the electrode; a protecting part which is formed at the periphery of the protruding part and electrically isolates the protruding part; and a bonding part which is formed on the protecting part by being spaced apart from the protruding part. An upper surface of the protruding part, an upper surface of the protecting part, and an upper surface of the bonding part form the same plane.Type: GrantFiled: June 23, 2010Date of Patent: December 17, 2013Assignee: NEC CorporationInventor: Kenji Nanba
-
Patent number: 8610270Abstract: A semiconductor device includes a bump structure over a pad region. The bump structure includes a copper layer and a lead-free solder layer over the copper layer. The lead-free solder layer is a SnAg layer, and the Ag content in the SnAg layer is less than 1.6 weight percent.Type: GrantFiled: February 9, 2010Date of Patent: December 17, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yi-Jen Lai, Chih-Kang Han, Chien-Pin Chan, Chih-Yuan Chien, Huai-Tei Yang
-
Patent number: 8610266Abstract: A semiconductor device (5) for radio frequency applications has a semiconductor chip (1) with an integrated circuit accommodated in a radio frequency package. Inside bumps (2) comprise inside contacts between the semiconductor chip (1) and a redistribution substrate (3). The inside bumps (2) have a metallic or plastic core (6) and a coating layer (7) of a noble metal.Type: GrantFiled: September 5, 2006Date of Patent: December 17, 2013Assignee: Infineon Technologies AGInventors: Kai Chong Chan, Gerald Ofner
-
Patent number: 8604614Abstract: A semiconductor package can include a substrate body having a first surface and a second surface. A semiconductor chip can be mounted on the first surface and a plurality of electrode pads can be on the second surface and selectively formed to have progressively smaller or larger sizes extending from a central region of the substrate body toward an outer edge of the substrate body based on a reflow soldering process warpage profile for the semiconductor package.Type: GrantFiled: March 28, 2011Date of Patent: December 10, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Heung-kyu Kwon, Seok-won Lee, Hyon-chol Kim, Su-chang Lee, Chi-young Lee
-
Publication number: 20130320530Abstract: A surface mount semiconductor device is assembled by positioning an array of semiconductor dies with an array of metallic ground plane members between and beside the semiconductor dies. The arrays of dies and ground plane members are encapsulated in a molding compound. A redistribution layer is formed on the arrays of dies and ground plane members. The redistribution layer has an array of sets of redistribution conductors within a layer of insulating material. The redistribution conductors interconnect electrical contacts of the dies with external electrical contact elements of the device. As multiple devices are formed at the same time, adjacent devices are separated (singulated) by cutting along saw streets between the dies. The molding compound is interposed between tie bars of the ground plane members and the insulating material of the redistribution layer in the saw streets, and at the side surfaces of the singulated devices.Type: ApplicationFiled: May 30, 2012Publication date: December 5, 2013Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Dominic Poh Meng Koey, Zhiwei Gong
-
Patent number: 8598691Abstract: Semiconductor devices and methods of manufacturing and packaging thereof are disclosed. In one embodiment, a semiconductor device includes an integrated circuit and a plurality of copper pillars coupled to a surface of the integrated circuit. The plurality of copper pillars has an elongated shape. At least 50% of the plurality of copper pillars is arranged in a substantially centripetal orientation.Type: GrantFiled: September 9, 2011Date of Patent: December 3, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Sheng-Yu Wu, Tin-Hao Kuo, Chen-Shien Chen, Ming-Da Cheng
-
Patent number: 8592975Abstract: A semiconductor device has a first interconnect structure. A first semiconductor die has an active surface oriented towards and mounted to a first surface of the first interconnect structure. A first encapsulant is deposited over the first interconnect structure and first semiconductor die. A second semiconductor die has an active surface oriented towards and mounted to a second surface of the first interconnect structure opposite the first surface. A plurality of first conductive pillars is formed over the second surface of the first interconnect structure and around the second semiconductor die. A second encapsulant is deposited over the second semiconductor die and around the plurality of first conductive pillars. A second interconnect structure including a conductive layer and bumps are formed over the second encapsulant and electrically connect to the plurality of first conductive pillars and the first and second semiconductor die.Type: GrantFiled: July 26, 2012Date of Patent: November 26, 2013Assignee: STATS ChipPAC, Ltd.Inventor: Reza A. Pagaila
-
Patent number: 8592976Abstract: A structure. The structure includes: a first dielectric layer which includes a top dielectric surface; an electrically conductive line on the first dielectric layer; a second dielectric layer on the first dielectric layer and the electrically conductive line; a ball-limiting-metallurgy (BLM) region on the second dielectric layer and the electrically conductive line such that the BLM region is electrically connected to the electrically conductive line; and a solder ball on the BLM region. The BLM region has a characteristic that a length of the longest straight line segment which is parallel to the top dielectric surface and is entirely in the BLM region does not exceed a pre-specified maximum value, wherein the pre-specified maximum value is at most one-half of a maximum horizontal dimension of the BLM region measured in a horizontal direction parallel to the top dielectric surface.Type: GrantFiled: September 14, 2012Date of Patent: November 26, 2013Assignee: International Business Machines CorporationInventors: Charles L. Arvin, Timothy Harrison Daubenspeck, Wolfgang Sauter, Timothy Dooling Sullivan
-
Publication number: 20130307144Abstract: A three dimensional (3D) chip stack includes a first chip bonded to a second chip. The first chip includes a first bump structure overlying the first substrate, and the second chip includes a second bump structure overlying the second substrate. The first bump structure is attached to the second bump structure, and a joining region is formed between the first bump structure and the second bump structure. The joining region is a solderless region which includes a noble metal.Type: ApplicationFiled: July 9, 2012Publication date: November 21, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chen-Hua YU, Da-Yuan SHIH, Chih-Hang TUNG
-
Publication number: 20130307141Abstract: A packaged semiconductor device (100) comprising a semiconductor chip (101) of an area having a first surface (101a) including a plurality of bond pads (102) linearly arrayed, adjacent pads having a first pitch (103) center-to-center; an insulating layer (110) on the first chip surface covering the chip area, the layer having a height (116) and a second surface (110a) parallel to the first surface; the second surface including contact nodes (120) in staggered array, the nodes having the same plurality as the pads, adjacent nodes having a second pitch (121) center-to-center greater than the first pitch; and metal wires through the layer height connecting the pads to respective nodes.Type: ApplicationFiled: May 21, 2012Publication date: November 21, 2013Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Charles Anthony Odegard, Marvin Wayne Cowens, Jaimal Mallory Williamson
-
Patent number: 8587119Abstract: An embodiment of the disclosure includes a conductive feature on a semiconductor die. A substrate is provided. A bond pad is formed over the substrate. The bond pad has a first width. A polyimide layer is formed over the substrate and the bond pad. The polyimide layer has a first opening over the bond pad with a second width. A silicon-based protection layer overlies the polyimide layer. The silicon-based protection layer has a second opening over the bond pad with a third width. The first opening and the second opening form a combined opening having sidewalls to expose a portion of the bond pad. A UBM layer is formed over the sidewalls of combined opening to contact the exposed portion of the bond pad. A conductive feature overlies the UBM layer.Type: GrantFiled: April 16, 2010Date of Patent: November 19, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chien-Ling Hwang, Yi-Wen Wu, Chung-Shi Liu
-
Patent number: 8586473Abstract: Methods for fabricating integrated circuits are provided. In an embodiment, a method for fabricating an integrated circuit includes depositing a dielectric layer defining a plane. In the method, the dielectric layer is etched to form trenches. Then, a ruthenium-containing liner layer is deposited overlying the dielectric layer. The trenches are filled with copper-containing metal. The method includes recessing the copper-containing metal in each trench to form a space between the copper-containing metal and the plane. The space is filled with a capping layer. The layers are then planarized to at least the plane.Type: GrantFiled: June 26, 2012Date of Patent: November 19, 2013Assignee: GLOBALFOUNDRIES, Inc.Inventors: Kunaljeet Tanwar, Xunyuan Zhang, Ming He
-
Patent number: 8587120Abstract: A semiconductor device has a semiconductor die with a first conductive layer formed over the die. A first insulating layer is formed over the die with a first opening in the first insulating layer disposed over the first conductive layer. A second conductive layer is formed over the first insulating layer and into the first opening over the first conductive layer. An interconnect structure is constructed by forming a second insulating layer over the first insulating layer with a second opening having a width less than the first opening and depositing a conductive material into the second opening. The interconnect structure can be a conductive pillar or conductive pad. The interconnect structure has a width less than a width of the first opening. The second conductive layer over the first insulating layer outside the first opening is removed while leaving the second conductive layer under the interconnect structure.Type: GrantFiled: June 23, 2011Date of Patent: November 19, 2013Assignee: STATS ChipPAC, Ltd.Inventors: Won Kyoung Choi, Pandi Chelvam Marimuthu
-
Patent number: 8587108Abstract: An example embodiment relates to a semiconductor package. The semiconductor package includes a first substrate including a first pad, a second substrate upwardly spaced apart from the first substrate and including a second pad opposite to the first pad. At least one electrode is coupled between the first pad and the second pad. The semiconductor package includes a guide ring formed at a periphery of the electrode between the first substrate and the second substrate.Type: GrantFiled: July 21, 2011Date of Patent: November 19, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: HanShin Youn, Yonghwan Kwon, YoungHoon Ro, Woojae Kim, Sungwoo Park
-
Patent number: 8586467Abstract: In flip chip attach of electronic components, underfill is filled between the component and the substrate to alleviate, for example, thermal stress. In electronic component mounting using copper pillars conducted so far, filler contained in the underfill may cause separation in the process of heating and curing the resin. Disclosed is plating the surfaces of the copper pillars with solder. Mobilization of the filler charged in the underfill due to electric fields produced by local cells that are developed upon contact between dissimilar metals, is suppressed, and occurrence of crack at connection portions is obviated. Thus, connection reliability is increased.Type: GrantFiled: February 25, 2010Date of Patent: November 19, 2013Assignee: Namics CorporationInventors: Osamu Suzuki, Seiichi Ishikawa, Haruyuki Yoshii
-
Publication number: 20130299966Abstract: A WSP die having a redistribution layer (“RDL”) with an RDL capture pad that has an RDL pad central axis RR and a RDL pad outer peripheral edge arranged about the RDL capture pad central axis RR and an under bump metal (UBM) pad positioned above the RDL capture pad. The UBM pad has a UBM pad central axis UU and a UBM pad outer peripheral edge arranged around the UBM pad central axis UU. The UBM pad central axis UU is laterally offset from the RDL pad central axis RR.Type: ApplicationFiled: May 10, 2012Publication date: November 14, 2013Applicant: Texas Instruments IncorporatedInventors: Anil KV Kumar, Gary Paul Morrison
-
Publication number: 20130299967Abstract: A MP die with a redistribution layer (“RDL”) capture pad having at least one void therein and having an RDL capture pad outer peripheral edge and an under bump metal (“UBM”) pad positioned above the RDL capture pad and having a UBM pad outer peripheral edge positioned laterally inwardly of the RDL capture pad outer peripheral edge and positioned laterally outwardly of all the voids in the RDL capture pad.Type: ApplicationFiled: May 10, 2012Publication date: November 14, 2013Applicant: Texas Instruments IncorporatedInventors: Jeffrey David Daniels, Gary Paul Morrison
-
Patent number: 8581239Abstract: A semiconductor structure comprises a carrier, a plurality of under bump metallurgy layers, a plurality of copper containing bumps and an organic barrier layer, wherein the carrier comprises a protective layer and a plurality of conductive pads, mentioned protective layer comprises a plurality of openings, the conductive pads exposed by the openings, mentioned under bump metallurgy layers being formed on the conductive pads, mentioned copper containing bumps being formed on the under bump metallurgy layers, each of the copper containing bumps comprises a top surface and a ring surface in connection with the top surface, mentioned organic barrier layer having a first coverage portion, and mentioned first coverage portion covers the top surface and the ring surface of each of the copper containing bumps.Type: GrantFiled: January 19, 2012Date of Patent: November 12, 2013Assignee: Chipbond Technology CorporationInventors: Cheng-Hung Shih, Shu-Chen Lin, Yung-Wei Hsieh, Jun-Yu Yeh
-
Patent number: 8581383Abstract: A die-on-die assembly has a first die (10) and a second die (50). The first die (10) has a first contact extension (28,42) and a peg (32,44,45) extending a first height above the first die. The second die (50) has a second contact extension (68) connected to the first contact extension and has a containing feature (62) extending a second height above the second die surrounding the peg. The peg extends past the containing feature. Because the peg extends past the containing feature, lateral movement between the first and second die can cause the peg to come in contact with and be constrained by the containing feature. The peg and containing feature are thus useful in constraining movement between the first and second die.Type: GrantFiled: September 8, 2010Date of Patent: November 12, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Scott K. Pozder, Ritwik Chatterjee
-
Patent number: 8581403Abstract: In an electronic component mounting structure, a semiconductor element (an electronic component) provided with an electrode pad and a board provide with an electrode pad corresponding to the electrode pad are connected via a conductive material portion. On a surface of the board, there is formed solder resist having an opening regulating an area of the electrode pad. The conductive material portion is formed to protrude from a surface of the solder resist. An elastic coefficient of the conductive material portion is lower than that of the solder resist. A solder bump and the conductive material portion are connected via a metal layer. The conductive material portion is formed to have an area larger than that of the opening of the solder resist. An edge of the conductive material portion is adhered to a portion of the surface of the solder resist. Thus, in a case of mounting an electronic component on a board by flip-chip connection, a reliability of connection can be secured.Type: GrantFiled: January 13, 2009Date of Patent: November 12, 2013Assignee: NEC CorporationInventor: Akira Ouchi
-
Patent number: 8581389Abstract: The present disclosure involves a semiconductor device. The semiconductor device includes a wafer containing an interconnect structure. The interconnect structure includes a plurality of vias and interconnect lines. The semiconductor device includes a first conductive pad disposed over the interconnect structure. The first conductive pad is electrically coupled to the interconnect structure. The semiconductor device includes a plurality of second conductive pads disposed over the interconnect structure. The semiconductor device includes a passivation layer disposed over and at least partially sealing the first and second conductive pads. The semiconductor device includes a conductive terminal that is electrically coupled to the first conductive pad but is not electrically coupled to the second conductive pads.Type: GrantFiled: May 27, 2011Date of Patent: November 12, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsien-Wei Chen, Tsung-Yuan Yu
-
Publication number: 20130292830Abstract: A structure includes a substrate having a plurality of balls, a semiconductor chip, and an interposer electrically connecting the substrate and the semiconductor chip. The interposer includes a first side, a second side opposite the first side, at least one first exclusion zone extending through the interposer above each ball of the plurality of balls, at least one active through via extending from the first side of the interposer to the second side of the interposer, wherein the at least one active through via is formed outside the at least one first exclusion zone and wherein no active through vias are formed within the at least one first exclusion zone, and at least one dummy through via extending from the first side of the interposer to the second side of the interposer, wherein the at least one dummy through via is formed within the at least one first exclusion zone.Type: ApplicationFiled: May 3, 2012Publication date: November 7, 2013Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shih-Wei Liang, Kai-Chiang Wu, Ming-Kai Liu, Chia-Chun Miao, Chun-Lin Lu
-
Publication number: 20130292818Abstract: A semiconductor package includes a semiconductor chip having a front surface and a back surface; through electrode formed in the semiconductor chip to pass through the front surface and the back surface and having a first end which is disposed on the front surface and a second end which is disposed on the back surface; and back-side bump formed over the second end of the through electrode and including an embedded pattern which is formed over a portion of the second end of the through electrode and a conductive pattern which is formed over the embedded pattern and a remaining portion of the second end of the through is electrode and having a convex sectional shape.Type: ApplicationFiled: September 13, 2012Publication date: November 7, 2013Applicant: SK HYNIX INC.Inventor: Seung Hee JO
-
Patent number: 8575018Abstract: A semiconductor wafer has a first conductive layer formed over its active surface. A first insulating layer is formed over the substrate and first conductive layer. A second conductive layer is formed over the first conductive layer and first insulating layer. A UBM layer is formed around a bump formation area over the second conductive layer. The UBM layer can be two stacked metal layers or three stacked metal layers. The second conductive layer is exposed in the bump formation area. A second insulating layer is formed over the UBM layer and second conductive layer. A portion of the second insulating layer is removed over the bump formation area and a portion of the UBM layer. A bump is formed over the second conductive layer in the bump formation area. The bump contacts the UBM layer to seal a contact interface between the bump and second conductive layer.Type: GrantFiled: December 1, 2009Date of Patent: November 5, 2013Assignee: STATS ChipPAC, Ltd.Inventors: Yaojian Lin, Jianmin Fang, Kang Chen, Pandi Chelvam Marimuthu, Rajendra D. Pendse
-
Patent number: 8575721Abstract: A semiconductor device, which exhibits an increased design flexibility for a capacitor element, and can be manufactured with simple method, is provided. A semiconductor device 100 includes: a silicon substrate 101; an interlayer film 103 provided on the silicon substrate 101; a multiple-layered interconnect embedded in the interlayer film 103; a flip-chip pad 111, provided so as to be opposite to an upper surface of an uppermost layer interconnect 105 in the multiple-layered interconnect and having a solder ball 113 for an external coupling mounted thereon; and a capacitance film 109 provided between said uppermost layer interconnect 105 and the flip-chip pad 111. Such semiconductor device 100 includes the flip-chip pad 111 composed of an uppermost layer interconnect 105, a capacitive film 109 and a capacitor element 110.Type: GrantFiled: August 23, 2012Date of Patent: November 5, 2013Assignee: Renesas Electronics CorporationInventor: Ryuichi Okamura
-
Patent number: 8575755Abstract: Semiconductor devices are described that are configured to have a state of operation defined by a connection between at least one inner bump assembly and a selected outer bump assembly. In an implementation, the semiconductor device, which may be a wafer-level (chip-scale) package semiconductor device, includes an integrated circuit chip, a plurality of outer bump assemblies disposed on the chip, and one or more inner bump assemblies disposed on the chip so that the inner bump assemblies are at least partially surrounded by the outer bump assemblies. At least one of the inner bump assemblies is configured to be connected to a selected outer bump assembly to cause the integrated circuit chip to have a desired state of operation.Type: GrantFiled: October 19, 2010Date of Patent: November 5, 2013Assignee: Maxim Integrated Products, Inc.Inventors: Kymberly Tennille Christman, Roderick Brian Hogan, Anand K Chamakura
-
Publication number: 20130285237Abstract: An interposer includes a substrate having a contact pad structure and a stud operably coupled to the contact pad structure. A solder ball is seated on the contact pad structure and formed around the stud. The stud is configured to regulate a collapse of the solder ball when a top package is mounted to the substrate.Type: ApplicationFiled: April 25, 2012Publication date: October 31, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chen-Hua Yu, Mirng-Ji Lii, Hao-Yi Tsai, Kai-Chiang Wu
-
Patent number: 8569886Abstract: Methods and apparatuses for wafer level packaging (WLP) semiconductor devices are disclosed. A redistribution layer (RDL) is formed on a first passivation layer in contact with a conductive pad over a surface of a die. The RDL layer is on top of a first region of the first passivation layer. A second passivation layer is formed on the RDL layer with an opening to expose the RDL layer, and over the first passivation layer. An under bump metallization (UBM) layer is formed over the second passivation layer in contact with the exposed RDL layer. A second region of the first passivation layer disjoint from the first region is determined by projecting an outer periphery of a solder ball or other connector onto the surface.Type: GrantFiled: November 22, 2011Date of Patent: October 29, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chia-Wei Tu, Yian-Liang Kuo, Tsung-Fu Tsai, Ru-Ying Huang, Ming-Song Sheu, Hsien-Wei Chen
-
Patent number: 8569876Abstract: A chip-sized, wafer level packaged device including a portion of a semiconductor wafer including a device, at least one packaging layer containing silicon and formed over the device, a first ball grid array formed over a surface of the at least one packaging layer and being electrically connected to the device and a second ball grid array formed over a surface of the portion of the semiconductor wafer and being electrically connected to the device.Type: GrantFiled: November 22, 2006Date of Patent: October 29, 2013Assignee: Tessera, Inc.Inventors: Andrey Grinman, David Ovrutsky, Charles Rosenstein, Vage Oganesian
-
Publication number: 20130277826Abstract: A semiconductor device has a semiconductor die with a plurality of composite bumps formed over a surface of the semiconductor die. The composite bumps have a fusible portion and non-fusible portion, such as a conductive pillar and bump formed over the conductive pillar. The composite bumps can also be tapered. Conductive traces are formed over a substrate with interconnect sites having edges parallel to the conductive trace from a plan view for increasing escape routing density. The interconnect site can have a width less than 1.2 times a width of the conductive trace. The composite bumps are wider than the interconnect sites. The fusible portion of the composite bumps is bonded to the interconnect sites so that the fusible portion covers a top surface and side surface of the interconnect sites. An encapsulant is deposited around the composite bumps between the semiconductor die and substrate.Type: ApplicationFiled: December 3, 2010Publication date: October 24, 2013Applicant: STATS CHIPPAC, LTD.Inventor: Rajendra D. Pendse
-
Publication number: 20130270694Abstract: Substrates and semiconductor chips are provided. The substrate or the semiconductor chip includes a body and a substantially pillar-shaped bump disposed on a first surface of the body. The pillar-shaped bump has a hole penetrating a portion thereof. Related semiconductor packages are also provided. Further, related methods are provided.Type: ApplicationFiled: September 14, 2012Publication date: October 17, 2013Applicant: SK HYNIX INC.Inventors: In Chul HWANG, Il Hwan CHO, Ki Young KIM
-
Patent number: 8558229Abstract: The embodiments described above provide mechanisms for forming metal bumps on metal pads with testing pads on a packaged integrated circuit (IC) chip. A passivation layer is formed to cover the testing pads and possibly portions of metal pads. The passivation layer does not cover surfaces away from the testing pad region and the metal pad region. The limited covering of the testing pads and the portions of the metal pads by the passivation layer reduces interface resistance for a UBM layer formed between the metal pads and the metal bumps. Such reduction of interface resistance leads to the reduction of resistance of the metal bumps.Type: GrantFiled: December 7, 2011Date of Patent: October 15, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shin-Puu Jeng, Wei-Cheng Wu, Shang-Yun Hou, Chen-Hua Yu, Tzuan-Horng Liu, Tzu-Wei Chiu, Kuo-Ching Hsu
-
Patent number: 8558379Abstract: A packaged microelectronic assembly includes a microelectronic element having a front surface and a plurality of first solid metal posts extending away from the front surface. Each of the first posts has a width in a direction of the front surface and a height extending from the front surface, wherein the height is at least half of the width. There is also a substrate having a top surface and a plurality of second solid metal posts extending from the top surface and joined to the first solid metal posts.Type: GrantFiled: September 26, 2008Date of Patent: October 15, 2013Assignee: Tessera, Inc.Inventor: Jinsu Kwon
-
Patent number: RE44579Abstract: A semiconductor device has a semiconductor die with an die bump pad and substrate with a trace line and integrated bump pad. Conductive bump material is deposited on the substrate bump pad or die bump pad. The semiconductor die over the substrate so that the bump material is disposed between the die bump pad and substrate bump pad. The bump material is reflowed without a solder mask around the die bump pad or substrate bump pad to form an interconnect. The bump material is self-confined within a footprint of the die bump pad or substrate bump pad. The bump material can be immersed in a flux solution prior to reflow to increase wettability. Alternatively, the interconnect includes a non-fusible base and fusible cap. The volume of bump material is selected so that a surface tension maintains self-confinement of the bump material within the bump pads during reflow.Type: GrantFiled: February 1, 2013Date of Patent: November 5, 2013Assignee: STATS ChipPAC, Ltd.Inventor: Rajendra D. Pendse
-
Patent number: RE44608Abstract: A flip chip interconnect has a tapering interconnect structure, and the area of contact of the interconnect structure with the site on the substrate metallization is less than the area of contact of the interconnect structure with the die pad. Also, a bond-on-lead or bond-on-narrow pad or bond on a small area of a contact pad interconnection includes such tapering flip chip interconnects. Also, methods for making the interconnect structure include providing a die having interconnect pads, providing a substrate having interconnect sites on a patterned conductive layer, providing a bump on a die pad, providing a fusible electrically conductive material either at the interconnect site or on the bump, mating the bump to the interconnect site, and heating to melt the fusible material.Type: GrantFiled: February 1, 2013Date of Patent: November 26, 2013Assignee: STATS ChipPAC, Ltd.Inventors: Rajendra D. Pendse, KyungOe Kim, TaeWoo Kang