Additional Leads Being Bump Or Wire (epo) Patents (Class 257/E23.033)
-
Publication number: 20130099367Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a leadframe having a partially removed portion including: a conductive pattern having a lower surface on a top frame surface of the leadframe, a contact protrusion and a support lead on the lower surface of the conductive pattern, the support lead for supporting the partially removed portion of the leadframe during an encapsulation process, and a contact pad on a bottom surface of the contact protrusion; mounting an integrated circuit die above the conductive pattern; applying an encapsulation on the integrated circuit die and the conductive pattern, the lower surface of the conductive pattern exposed from the encapsulation; and removing at least a portion of the leadframe to form a contact lead and expose a bottom surface of the encapsulation.Type: ApplicationFiled: June 19, 2012Publication date: April 25, 2013Inventors: Byung Tai Do, Arnel Senosa Trasporto, Linda Pei Ee Chua, Emmanuel Espiritu
-
Publication number: 20130069212Abstract: A semiconductor device in which a flip chip is mounted which can change a potential of a specific terminal without changing a design of a package external. The semiconductor device includes an IC chip having a bump for an external terminal, and a package in which the IC chip is mounted. The package includes an inner lead portion that supplies a first signal or a second signal to the external terminal. The inner lead portion has a pattern of an inner lead that can change a signal to be supplied to the external terminal to the first signal or the second signal according to a position at which the IC chip is mounted.Type: ApplicationFiled: July 27, 2012Publication date: March 21, 2013Inventor: Azuma ARAYA
-
Publication number: 20130062746Abstract: A semiconductor device includes a substrate having a first side and a second side, the second side having a mounting location for at least one semiconductor element, and the first side having a plurality of locations electrically connected to locations on the second side. A plurality of electrically conductive interconnects are provided at the locations, each having a first end attached at the location and a second end spaced from the substrate, and an encapsulant partially encapsulates the plurality of interconnects and has a surface lying in a first plane. The second ends are located on the side of the first plane opposite from the substrate first side, an annular space in the encapsulant surrounds each of the plurality of electrically conductive interconnects, and the annular space has a bottom located between the first plane and the substrate first side. Also a method for making such a semiconductor device.Type: ApplicationFiled: September 9, 2011Publication date: March 14, 2013Applicant: QUALCOMM INCORPORATEDInventors: Mark Wendell Schwarz, Jianwen Xu
-
Publication number: 20130037917Abstract: A method for forming a wafer level chip scale (WLCS) package device with a thick bottom metal comprising the step of attaching a lead frame comprising a plurality of thick bottom metals onto a back metal layer of a semiconductor wafer including a plurality of semiconductor chips having a plurality of bonding pads formed on a front surface of each chip, each thick bottom metal is aligned to a central portion of each chip; a plurality of back side cutting grooves are formed along the scribe lines and filled with a package material, the package material are cut through thus forming a plurality of singulated WLCS package devices.Type: ApplicationFiled: September 1, 2012Publication date: February 14, 2013Inventor: Yan Xun Xue
-
Patent number: 8368191Abstract: A semiconductor device of a multi-pin structure using a lead frame is provided. The semiconductor device comprises a tab having a chip supporting surface, the chip supporting surface whose dimension is smaller than a back surface of a semiconductor chip, a plurality of leads arranged around the tab, the semiconductor chip mounted over the chip supporting surface of the tab, a plurality of suspending leads for supporting the tab, four bar leads arranged outside the tab so as to surround the tab and coupled to the suspending leads, a plurality of wires for coupling between the semiconductor chip and the leads, and a sealing body for sealing the semiconductor chip and the wires with resin, with first slits being formed respectively in first coupling portions of the bar leads for coupling with the suspending leads.Type: GrantFiled: November 28, 2010Date of Patent: February 5, 2013Assignee: Renesas Electronics CorporationInventor: Noriyuki Takahashi
-
Publication number: 20130026614Abstract: The present disclosure provides an integrated circuit. The integrated circuit includes an interconnect structure formed on a substrate; a landing metal trace formed on the interconnect structure and coupled to the interconnect structure, wherein the landing metal trace includes a first width T defined in a first direction; and a metal bump post formed on and aligned with the landing metal trace, wherein the metal bump post includes a second width U defined in the first direction, and the second width U is greater than the first width T.Type: ApplicationFiled: March 21, 2012Publication date: January 31, 2013Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Tin-Hao Kuo, Chen-Shien Chen, Mirng-Ji Lii, Sheng-Yu Wu, Yen-Liang Lin
-
Publication number: 20130020689Abstract: A Quad Flat Pack (QFP) device includes a semiconductor die attached to a flag of a lead frame. Bonding pads of the die are electrically connected to inner and outer rows of leads of the lead frame with bond wires. The die, die flag, bond wires and portions of the inner and outer leads are covered with a mold compound, which defines a package body. The outer leads are similar to the gull-wing leads of a conventional QFP device while the inner leads form contact points at a bottom surface of the package body. A cut is performed on an inner side of the inner leads to separate the inner leads from the die pad.Type: ApplicationFiled: June 6, 2012Publication date: January 24, 2013Applicant: FREESCALE SEMICONDUCTOR, INCInventors: Penglin Mei, Liwei Liu, Dehong Ye
-
Publication number: 20130009293Abstract: A packaging substrate includes a first dielectric layer; a plurality of first conductive pads embedded in and exposed from a first surface of the first dielectric layer; a first circuit layer embedded in and exposed from a second surface of the first dielectric layer; a plurality of first metal bumps disposed in the first dielectric layer, each of the first metal bumps having a first end embedded in the first circuit layer and a second end opposing the first end and disposed on one of the first conductive pads, a conductive seedlayer being disposed between the first circuit layer and the first dielectric layer and between the first circuit layer and the first metal bump; a built-up structure disposed on the first circuit layer and the first dielectric layer; and a plurality of second conductive pads disposed on the built-up structure. The packaging substrate has an over-warpage problem improved.Type: ApplicationFiled: July 6, 2012Publication date: January 10, 2013Applicant: UNIMICRON TECHNOLOGY CORPORATIONInventors: Tzyy-Jang Tseng, Chung-W. Ho
-
Publication number: 20130001755Abstract: A stacked semiconductor device is constructed by stacking in two levels: a lower semiconductor device having a wiring board, at least one semiconductor chip mounted on a first surface of the wiring board and having electrodes electrically connected to wiring by way of a connection means, an encapsulant composed of insulating plastic that covers the semiconductor chip and the connection means, a plurality of electrodes formed overlying the wiring of a second surface of the wiring board, and a plurality of linking interconnects each having a portion connected to the wiring of the first surface of the wiring board and another portion exposed on the surface of the encapsulant; and an upper semiconductor device in which each electrode overlies and is electrically connected to the exposed portions of each of the linking interconnects of the lower semiconductor device.Type: ApplicationFiled: July 2, 2012Publication date: January 3, 2013Applicant: ELPIDA MEMORY, INC.Inventors: Yutaka KAGAYA, Hidehiro TAKESHIMA, Masamichi ISHIHARA
-
Publication number: 20120299171Abstract: A metal sheet is patterned into a leadframe that includes metal wiring structures one side and metal pads arranged for ball grid array (BGA) style connection on the other side. A semiconductor chip is bonded to the leadframe, for example, by solder balls that are reflowed onto the side of the leadframe that includes the metal wiring structures. The metal wiring structures provide interconnection among solder balls as needed. Peripheral portions of the leadframe are removed. The bonded structure is embedded in a dielectric molding compound that embeds, and provides mechanical support for, lead structures and the solder balls. The composite structure including the bonded structure and the dielectric molding compound can be bonded to a substrate employing an array of BGA balls that is bonded to the metal pads of the lead structures embedded in the dielectric molding compound.Type: ApplicationFiled: May 27, 2011Publication date: November 29, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Curtis Grosskopf, Alfredo Fappiano
-
Publication number: 20120299167Abstract: The present disclosure involves a semiconductor device. The semiconductor device includes a wafer containing an interconnect structure. The interconnect structure includes a plurality of vias and interconnect lines. The semiconductor device includes a first conductive pad disposed over the interconnect structure. The first conductive pad is electrically coupled to the interconnect structure. The semiconductor device includes a plurality of second conductive pads disposed over the interconnect structure. The semiconductor device includes a passivation layer disposed over and at least partially sealing the first and second conductive pads. The semiconductor device includes a conductive terminal that is electrically coupled to the first conductive pad but is not electrically coupled to the second conductive pads.Type: ApplicationFiled: May 27, 2011Publication date: November 29, 2012Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Hsien-Wei Chen, Tsung-Yuan Yu
-
Patent number: 8319337Abstract: A conductive structure for a semiconductor integrated circuit and method for forming the conductive structure are provided. The semiconductor integrated circuit has a pad and a passivation layer partially covering the pad to define a first opening portion having a first lateral size. The conductive structure electrically connects to the pad via the first opening portion. The conductive structure comprises a support layer defining a second opening portion. A conductor is formed in the second opening portion to serve as a bump having a planar top surface.Type: GrantFiled: September 13, 2007Date of Patent: November 27, 2012Assignee: Chipmos Technologies Inc.Inventors: Chung-Pang Chi, Cheng Tang Huang
-
Patent number: 8304337Abstract: A method of manufacture of an integrated circuit packaging system includes: forming a device over a substrate including a bond wire pad row located between a perimeter of the substrate and the device; configuring the bond wire pad row to include three sided bond wire pads that horizontally overlap; and forming an interconnection between the device and the bond wire pad row.Type: GrantFiled: December 14, 2009Date of Patent: November 6, 2012Assignee: Stats Chippac Ltd.Inventors: Henry Descalzo Bathan, Jairus Legaspi Pisigan, Zigmund Ramirez Camacho
-
Publication number: 20120273930Abstract: A semiconductor package structure is provided, including: a semiconductor chip having electrode pads disposed thereon and metal bumps disposed on the electrode pads; an encapsulant encapsulating the semiconductor chip; a dielectric layer formed on the encapsulant and having a plurality of patterned intaglios formed therein for exposing the metal bumps; a wiring layer formed in the patterned intaglios of the dielectric layer and electrically connected to the metal bumps; and a metal foil having a plurality of metal posts disposed on a surface thereof such that the metal foil is disposed on the encapsulant with the metal posts penetrating the encapsulant so as to extend to the inactive surface of the semiconductor chip. Compared with the prior art, the present invention reduces the overall thickness of the package structure, increases the electrical transmission efficiency and improves the heat dissipating effect.Type: ApplicationFiled: April 26, 2012Publication date: November 1, 2012Applicant: UNIMICRON TECHNOLOGY CORPORATIONInventors: Tzyy-Jang Tseng, Dyi-Chung Hu, Yu-Shan Hu
-
Publication number: 20120273931Abstract: The present invention discloses an integrated circuit (IC) chip package and a manufacturing method thereof. The IC chip package includes: a lead frame, including a lead frame array having plural conductive cells, wherein some of the conductive cells are respectively electrically connected with corresponding first extended wires; at least one redistribution layer, wherein each redistribution layer includes plural second extended wires, which are respectively electrically connected to the first extended wires or the second extended wires of another redistribution layer; and a solder array, including plural solder balls, which are electrically connected to the lead frame array.Type: ApplicationFiled: September 20, 2011Publication date: November 1, 2012Inventors: Hsi-Chen Yang, Ya-Tzu Wu
-
Publication number: 20120241931Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a die paddle and a lead adjacent to the die paddle; mounting an integrated circuit, having a bond pad, over the die paddle; forming a bonding interconnect on the bond pad; embedding a circuit end of an internal interconnect in the bonding interconnect; and connecting a lead end of the internal interconnect to the lead.Type: ApplicationFiled: March 23, 2011Publication date: September 27, 2012Inventors: Henry Descalzo Bathan, Zigmund Ramirez Camacho, Jairus Legaspi Pisigan, Rachel Layda Abinan
-
Publication number: 20120241915Abstract: A semiconductor device has a leadframe with first and second opposing surfaces and a plurality of notched fingers. The leadframe is mounted to a carrier. A first semiconductor die is mounted over the carrier between the notched fingers. Conductive TSVs are formed through the first semiconductor die. A bond wire is formed between a first contact pad on the first semiconductor die and notched finger. The conductive TSV are electrically connected to the bond wires. An encapsulant is deposited over the first semiconductor die and notched fingers. Bumps are formed over the first surface of the leadframe. The carrier is removed and the leadframe is singulated. The leadframe and first semiconductor die is mounted to a substrate. A second semiconductor die is mounted to a second contact pad on the first semiconductor die. A third semiconductor die is mounted to the second surface of the leadframe.Type: ApplicationFiled: March 22, 2011Publication date: September 27, 2012Applicant: STATS CHIPPAC, LTD.Inventors: Henry D. Bathan, Zigmund R. Camacho, Jairus L. Pisigan
-
Patent number: 8269345Abstract: A bump contact electrically connects a conductor on a substrate and a contact pad on a semiconductor device mounted to the substrate. The first end of an electrically conductive pillar effects electrical contact and mechanical attachment of the pillar to the contact pad with the pillar projecting outwardly from the semiconductor device. A solder crown reflowable at a predetermined temperature into effecting electrical contact and mechanical attachment with the conductor is positioned in axial alignment with the second end of the pillar. A diffusion barrier electrically and mechanically joins the solder bump to the second end of the pillar and resists electro-migration into the first end of the solder crown of copper from the pillar. One diffusion barrier takes the form of a 2-20 micron thick control layer of nickel, palladium, titanium-tungsten, nickel-vanadium, or tantalum nitride positioned between the pillar and the solder crown.Type: GrantFiled: October 11, 2007Date of Patent: September 18, 2012Assignee: Maxim Integrated Products, Inc.Inventor: Pradip D. Patel
-
Publication number: 20120228754Abstract: The various embodiments of the present invention provide a novel chip-last embedded structure, wherein an IC is embedded within a one to two metal layer substrate. The various embodiments of the present invention are comparable to other two-dimensional and three-dimensional WLFO packages of the prior art as the embodiments have similar package thicknesses and X-Y form factors, short interconnect lengths, fine-pitch interconnects to chip I/Os, a reduced layer count for re-distribution of chip I/O pads to ball grid arrays (BGA) or land grid arrays (LGA), and improved thermal management options.Type: ApplicationFiled: March 8, 2012Publication date: September 13, 2012Applicant: Georgia Tech Research CorporationInventors: FUHAN LIU, Venkatesh Sundaram, Nitesh Kumbhat, Rao Tummala
-
Patent number: 8222720Abstract: There are constituted by a tab (1b) on which a semiconductor chip (2) is mounted, a sealing portion (3) formed by resin-sealing the semiconductor chip (2), a plurality of leads (1a) each having a mounted surface (1d) exposed to a peripheral portion of a rear surface (3a) of the sealing portion (3) and a sealing-portion forming surface (1g) disposed on an opposite side thereto, and a wire (4) for connecting a pad (2a) of the semiconductor chip (2) and a lead (1a), wherein the length (M) between inner ends (1h) of the sealing-portion forming surfaces (1g) of the leads (1a) disposed so as to oppose to each other is formed to be larger than the length (L) between inner ends (1h) of the mounted surfaces (1d). Thereby, a chip mounting region surrounded by the inner end (1h) of the sealing-portion forming surface (1g) of each lead (1a) can be expanded and the size of the mountable chip is increased.Type: GrantFiled: November 24, 2010Date of Patent: July 17, 2012Assignee: Renesas Electronics CorporationInventors: Yoshihiko Shimanuki, Yoshihiro Suzuki, Koji Tsuchiya
-
Publication number: 20120175761Abstract: Disclosed is a semiconductor device consisting of a lead frame or a circuit board, at least one semiconductor element which is stacked on or mounted in parallel on the lead frame or on the circuit board, a copper wire which electrically connects the lead frame or the circuit board to the semiconductor element, and an encapsulating material which encapsulates the semiconductor element and the copper wire, wherein the wire diameter of the copper wire is equal to or more than 18 ?m and equal to or less than 23 ?m, the encapsulating material is composed of a cured product of an epoxy resin composition, the epoxy resin composition contains an epoxy resin (A), a curing agent (B), a spherical silica (C), and a metal hydroxide and/or metal hydroxide solid solution (D), and the semiconductor device is obtained through a step of encapsulating by the epoxy resin composition and molding, and then segmenting the resultant into pieces.Type: ApplicationFiled: October 5, 2010Publication date: July 12, 2012Inventor: Shinichi Zenbutsu
-
Publication number: 20120175754Abstract: A wiring board including a core substrate made of an insulative material and having a penetrating portion, a first interlayer insulation layer formed on the surface of the core substrate, a first conductive circuit formed on the surface of the first interlayer insulation layer, a first via conductor formed in the first interlayer insulation layer, and an electronic component accommodated in the penetrating portion of the core substrate and including a semiconductor element, a bump body mounted on the semiconductor element, a conductive circuit connected to the bump body, an interlayer resin insulation layer formed on the conductive circuit, and a via conductor formed in the interlayer resin insulation layer. The first via conductor has a tapering direction which is opposite of a tapering direction of the via conductor in the electronic component.Type: ApplicationFiled: September 28, 2011Publication date: July 12, 2012Applicant: IBIDEN CO., LTD.Inventors: Toshiki FURUTANI, Daiki KOMATSU, Nobuya TAKAHASHI, Masatoshi KUNIEDA, Naomi FUJITA, Koichi TSUNODA, Minetaka OYAMA, Toshimasa YANO
-
Publication number: 20120153444Abstract: A semiconductor device according to the present invention includes a semiconductor chip, an electrode pad made of a metal material containing aluminum and formed on a top surface of the semiconductor chip, an electrode lead disposed at a periphery of the semiconductor chip, a bonding wire having a linearly-extending main body portion and having a pad bond portion and a lead bond portion formed at respective ends of the main body portion and respectively bonded to the electrode pad and the electrode lead, and a resin package sealing the semiconductor chip, the electrode lead, and the bonding wire, the bonding wire is made of copper, and the entire electrode pad and the entire pad bond portion are integrally covered by a water-impermeable film.Type: ApplicationFiled: June 17, 2010Publication date: June 21, 2012Applicant: ROHM CO., LTDInventors: Motoharu Haga, Shingo Yoshida, Yasumasa Kasuya, Toichi Nagahara, Akihiro Kimura, Kenji Fujii
-
Patent number: 8193618Abstract: A semiconductor die package. The semiconductor die package includes a leadframe structure comprising a first lead structure comprising a die attach pad, a second lead structure, and a third lead structure. It also includes a semiconductor die comprising a first surface and a second surface. The semiconductor die is on the die attach pad of the leadframe structure. The first surface is proximate the die attach pad. The semiconductor die package further includes a clip structure comprising a first interconnect structure and a second interconnect structure, the first interconnect structure comprising a planar portion and a protruding portion, the protruding portion including an exterior surface and side surfaces defining the exterior surface. The protruding portion extends from the planar portion of the first interconnect structure.Type: GrantFiled: December 12, 2008Date of Patent: June 5, 2012Assignee: Fairchild Semiconductor CorporationInventor: Ruben P. Madrid
-
Publication number: 20120126406Abstract: A semiconductor power chip may have a semiconductor die having a power device fabricated on a substrate thereof, wherein the power device has at least one first contact element, a plurality of second contact elements and a plurality of third contact elements arranged on top of the semiconductor die; a plurality of ball bumps or a loaf bump disposed on each of the plurality of second elements and the plurality of third elements; and at least one ball bump or loaf on the at least one first contact element.Type: ApplicationFiled: November 3, 2011Publication date: May 24, 2012Inventor: Gregory Dix
-
Publication number: 20120112329Abstract: An embodiment of the invention provides a chip package, which includes: a semiconductor substrate having a device region and a non-device region neighboring the device region; a package layer disposed on the semiconductor substrate; a spacing layer disposed between the semiconductor substrate and the package layer and surrounding the device region and the non-device region; a ring structure disposed between the semiconductor substrate and the package layer, and between the spacing layer and the device region, and surrounding a portion of the non-device region; and an auxiliary pattern including a hollow pattern formed in the spacing layer or the ring structure, a material pattern located between the spacing layer and the device region, or combinations thereof.Type: ApplicationFiled: January 13, 2012Publication date: May 10, 2012Inventors: Yu-Lin YEN, Shih-Ming CHEN, Hsi-Chien LIN, Yu-Lung HUANG, Tsang-Yu LIU
-
Patent number: 8173454Abstract: Disclosed is a light emitting diode package, including a metal body including a cavity for receiving a light emitting diode therein, a lens mount for mounting thereon a lens through which light is transmitted, a heat sink for dissipating heat, a lead insertion recess formed on a bottom surface of the metal body so that a lead is inserted therein, and a bonding hole formed to communicate with the lead insertion recess and passing through the cavity of the metal body; and a lead seated into the lead insertion recess of the metal body and insulation bonded to the bottom surface of the metal body by means of an insulating binder, so that an insulation type bonding relationship between the metal body and the lead is maintained stable. A method of manufacturing the light emitting diode package is also provided.Type: GrantFiled: January 21, 2010Date of Patent: May 8, 2012Assignee: Intops LED Co., Ltd.Inventors: Hyung Tae Kim, Yong Hun Choi, Nag Jong Choi
-
Publication number: 20120104581Abstract: The present invention provide a heat dissipation structure on the active surface of the die to increase the performance of the heat conduction in longitude direction of the semiconductor package device, so that the heat dissipating performance can be improved when the semiconductor package device is associated with the exterior heat dissipation mechanism.Type: ApplicationFiled: February 1, 2011Publication date: May 3, 2012Applicant: Global Unichip CorporationInventors: Chia-Feng Yeh, Chung-Hwa Wu, Shao-Kang Hung
-
Publication number: 20120104580Abstract: A substrate-less composite power semiconductor device may include a thin substrate and a top metal layer located on a top surface of the substrate. A total thickness of the substrate and the epitaxial layer may be less than 25 microns. Solder bumps are formed on top of the top metal layer and molding compound surrounds the solder bumps and leaves the solder bumps at least partly exposed.Type: ApplicationFiled: October 29, 2010Publication date: May 3, 2012Applicant: Alpha and Omega Semiconductor IncorporatedInventors: Tao Feng, Zhiqiang Niu, Yuping Gong, Ruisheng Wu, Ping Huang, Lei Shi, Yueh-Se Ho
-
Patent number: 8169067Abstract: Methods and apparatuses for improved thermal, electrical and/or mechanical performance in integrated circuit (IC) packages are described. An IC circuit package comprises a substrate having a central opening. An IC die, resides within the opening in the substrate. Wirebonds couples a plurality of bond pads on a top surface of the IC die to a plurality of bond fingers on a top surface the substrate. An encapsulating material encapsulates at least the IC die and the wirebonds such that at least a bottom surface of the IC die is left exposed. The encapsulating material suspends the die such that at least a portion of the die is held within the opening in the substrate.Type: GrantFiled: October 20, 2006Date of Patent: May 1, 2012Assignee: Broadcom CorporationInventors: Edward Law, Sam Ziqun Zhao, Rezaur Rahman Khan
-
Patent number: 8169089Abstract: A semiconductor device includes at least bonding wires between electrode pads on a main surface of a semiconductor chip and connection pads on a wiring board. The wires form loop shapes from the electrode pads of the semiconductor chip. The semiconductor device also includes at least forming flat parts on the loop-shaped wires, and using a sealing material to seal the semiconductor chip such as to bury the flat parts.Type: GrantFiled: June 16, 2009Date of Patent: May 1, 2012Assignee: Elpida Memory, Inc.Inventor: Toshihiko Usami
-
Publication number: 20120086111Abstract: The present invention reduces the occurrence of fracture in external terminal connecting sections and improves the reliability of secondary packaging of a semiconductor device. Specifically, the present invention provides a semiconductor device including a wiring board, a semiconductor chip mounted on one surface of the wiring board via a bonding member, and external electrodes formed on the other surface of the wiring board and electrically connected to the semiconductor chip. In the semiconductor device, a peripheral end of the bonding member is arranged in a position where the peripheral end does not overlap the external electrodes.Type: ApplicationFiled: December 22, 2010Publication date: April 12, 2012Inventors: Yoshinori IWAMOTO, Kouji Sato, Yutaka Nakajima, Ken Hayakawa
-
Patent number: 8154110Abstract: A dual-face package has an LSI chip sealed with a mold resin, and electrodes for external connections on both of the front face and the back face. The LSI chip is bonded onto the die pad of a leadframe whose outer lead portions are exposed as back-face electrodes at least the back face. The LSI chip and a plurality of inner lead portions of the leadframe are connected by wiring. At least some of the plurality of inner lead portions have front-face electrodes integrally formed by working a portion of the leadframe. Head faces of the front-face electrodes, or bump electrodes connected to the respective head faces of the front-face electrodes serve as electrodes for external connections to another substrate, element, or the like.Type: GrantFiled: November 2, 2006Date of Patent: April 10, 2012Assignee: Oki Semiconductor Co., LtdInventors: Masamichi Ishihara, Harufumi Kobayashi
-
Publication number: 20120074545Abstract: A thin flip chip package structure comprises a substrate, a chip and a heat dissipation paste, wherein the substrate comprises an insulating layer and a trace layer. The insulating layer comprises a first insulating portion and a second insulating portion, the first insulating portion comprises a first upward surface, a first downward surface, a first thickness and a recess formed on the first downward surface, wherein the recess comprises a bottom surface. The second insulating portion comprises a second upward surface, a second downward surface and a second thickness larger than the first thickness. The trace layer is at least formed on the second insulating portion, the chip disposed on top of the substrate is electrically connected with the trace layer and comprises a plurality of bumps, and the heat dissipation paste is disposed at the recess.Type: ApplicationFiled: June 20, 2011Publication date: March 29, 2012Inventors: Chin-Tang Hsieh, Hou-Chang Kuo, Dueng-Shiu Tzou, Chia-Jung Tu, Gwo-Shyan Sheu
-
Publication number: 20120068320Abstract: An integrated circuit for implementing a switch-mode power converter is disclosed. The integrated circuit comprises at least a first semiconductor die having an electrically quiet surface, a second semiconductor die for controlling the operation of said first semiconductor die stacked on said first semiconductor die having said electrically quiet surface and a lead frame structure for supporting said first semiconductor die and electrically coupling said first and second semiconductor dies to external circuitry.Type: ApplicationFiled: September 20, 2010Publication date: March 22, 2012Inventors: Eric YANG, Jinghai ZHOU, Hunt Hang JIANG
-
Patent number: 8138080Abstract: An integrated circuit package system is provided forming an integrated circuit die having a first bond pad provided thereon, forming an interconnect stack on a first external interconnect, and connecting the interconnect stack to the first bond pad.Type: GrantFiled: March 10, 2006Date of Patent: March 20, 2012Assignee: Stats Chippac Ltd.Inventors: Dario S. Filoteo, Jr., Leo A. Merilo, Philip Lyndon Cablao, Emmanuel Espiritu, Rachel Layda Abinan, Allan Ilagan
-
Patent number: 8129741Abstract: The present invention provides a light emitting diode package including: a package mold having a first cavity and a second cavity with a smaller size than that of the first cavity; first and second electrode pads provided on the bottom surfaces of the first cavity and the second cavity, respectively; an LED chip mounted on the first electrode pad; a wire for providing electrical connection between the LED chip and the second electrode pad; and a molding material filled within the first cavity and the second cavity.Type: GrantFiled: October 29, 2009Date of Patent: March 6, 2012Assignee: Samsung LED Co., Ltd.Inventors: Jin Bock Lee, Hee Seok Park, Hyung Kun Kim, Young Jin Lee
-
Patent number: 8115214Abstract: Provided is a light emitting diode package and a method of manufacturing the same. The light emitting diode package includes a package main body with a cavity, a plurality of light emitting diode chips, a wire, and a plurality of lead frames. The plurality of light emitting diode chips are mounted in the cavity. The wire is connected to an electrode of at least one light emitting diode chip. The plurality of lead frames are formed in the cavity, and at least one lead frame is electrically connected to the light emitting diode chip or a plurality of wires.Type: GrantFiled: February 23, 2007Date of Patent: February 14, 2012Assignee: LG Innotek Co., Ltd.Inventor: Won-Jin Son
-
Patent number: 8105932Abstract: One embodiment includes an encapsulated semiconductor package having a lead frame with die pad surrounded by a plurality of first and second leadfingers. A semiconductor chip including chip contact pads on its upper active surface is attached to the die pad. A plurality of first bond wires, including a first electrically conductive material, extend between the chip contact pads and the plurality of first leadfingers. A plurality of second bond wires, including a second electrically conductive material, extend between a chip contact pad and a second leadfinger. The semiconductor package further includes a plurality of electrically conducting means attached to the second leadfingers.Type: GrantFiled: August 19, 2004Date of Patent: January 31, 2012Assignee: Infineon Technologies AGInventors: Jenny Ong Wai Lian, Chen Wei Adrian Chng
-
Publication number: 20120018859Abstract: To suppress a short circuit between neighboring wires which is caused when the loop of a wire is formed into multiple stages in a semiconductor device in which a wiring board and one semiconductor chip mounted over a main surface thereof are electrically coupled with the wire. In a semiconductor device in which a chip is mounted on an upper surface of a wiring board and a bonding lead of the wiring board and a bonding pad of the chip are electrically coupled with wires, a short circuit between the neighboring wires is suppressed by making larger the diameter of the longest wire arranged in a position closest to a corner part of the chip than the diameter of the other wires.Type: ApplicationFiled: June 22, 2011Publication date: January 26, 2012Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Yukinori TASHIRO, Yoshinori MIYAKI
-
Patent number: 8097958Abstract: A connection structure (package 10) has a first plate body 101 and a second plate body; in the first plate body 101, a wiring pattern having a plurality of connection terminals 102 is formed, and the second plate body has at least two connection terminals (electrode terminals 104) arranged facing the connection terminals of the first plate body 101. The connection terminals of the first and second plate bodies are connection terminals formed as projections on the surfaces of the first and second plate bodies. A conductive substance 108 is accumulated to cover at least a part of each side face of the connection terminals opposed to each other of the first and second plate bodies, and the connection terminals thus opposed are connected to each other via the conductive substance. The package thus formed is ready for a high-pin-count, narrow-pitch configuration of a next-generation semiconductor chip, and exhibits excellent productivity and reliability.Type: GrantFiled: April 18, 2007Date of Patent: January 17, 2012Assignee: Panasonic CorporationInventors: Susumu Sawada, Seiichi Nakatani, Seiji Karashima, Takashi Kitae
-
Publication number: 20110304031Abstract: Disclosed is a semiconductor device including a printed-circuit board which includes a plurality of first electrodes, a plurality of second electrodes and a semiconductor chip on which a plurality of first connection pads are aligned in a first line being disposed along an outer circumference side of a top surface and a plurality of second connection pads are aligned in a second line being disposed inside of and apart from the first line, when the semiconductor chip is seen from above, and any of the plurality of first connection pads are used for a power voltage terminal and a system reset terminal of the semiconductor device.Type: ApplicationFiled: June 10, 2011Publication date: December 15, 2011Applicant: CASIO COMPUTER CO., LTD.Inventors: Teiji SHINDO, Shinji Ota
-
Patent number: 8076165Abstract: The present invention includes a first step of forming a nitride semiconductor layer by metal organic chemical vapor deposition by using a first carrier gas containing a nitrogen carrier gas and a hydrogen carrier gas of a flow quantity larger than that of the nitrogen carrier gas to thereby supply a raw material containing Mg and a Group V raw material containing N, and a second step of lowering a temperature by using a second carrier gas to which a material containing N is added, and hence solves the problems.Type: GrantFiled: March 2, 2006Date of Patent: December 13, 2011Assignee: Sharp Kabushiki KaishaInventors: Yuhzoh Tsuda, Shigetoshi Ito, Mototaka Taneya, Yoshihiro Ueta, Teruyoshi Takakura
-
Publication number: 20110298117Abstract: Embodiments of the present disclosure provide an electronic package assembly comprising a solder mask layer, the solder mask layer having at least one opening, and a plurality of pads coupled to the solder mask layer, wherein at least one pad of the plurality of pads includes (i) a first side, (ii) a second side, the first side being disposed opposite to the second side, (iii) a terminal portion and (iv) an extended portion, wherein the first side at the terminal portion is configured to receive a package interconnect structure through the at least one opening in the solder mask layer, the package interconnect structure to route electrical signals between a die and another electronic device that is external to the electronic package assembly, and wherein the second side at the extended portion is configured to receive one or more electrical connections from the die. Other embodiments may be described and/or claimed.Type: ApplicationFiled: June 3, 2011Publication date: December 8, 2011Inventors: Sehat Sutardja, Shiann-Ming Liou, Huahung Kao
-
Patent number: 8039385Abstract: A through substrate via (TSV) die includes a plurality of TSVs including an outer dielectric sleeve and an inner metal core and protruding TSV tips including sidewalls that emerge from the TSV die. A passivation layer lateral to the protruding TSV tips is on a portion of the sidewalls of the protruding TSV tips. The passivation layers is absent from a distal portion of the protruding TSV tips to provide an exposed portion of the inner metal core. The TSV tips include bulbous distal tip ends including a first metal layer including a first metal other than solder and a second metal layer including a second metal other than solder that covers the exposed tip portion. The bulbous distal tip ends cover a portion of the TSV sidewalls and are over a topmost surface of the outer dielectric sleeve, and have a maximum cross sectional area that is ?25% more as compared to a cross sectional area of the protruding TSV tips below the bulbous distal tip ends.Type: GrantFiled: September 13, 2010Date of Patent: October 18, 2011Assignee: Texas Instruments IncorporatedInventors: Jeffrey A. West, Young-Joon Park
-
Publication number: 20110233738Abstract: A semiconductor device including a semiconductor element, a die pad of a plane size smaller than that of the semiconductor element, a plurality of hanging leads extending from the die pad, and sealing resin for covering the semiconductor element, the die pad, and the hanging leads. The width of a first main surface of each hanging lead, integrated with the mounting surface of the die pad, is smaller than the width of a second main surface thereof, integrated with the opposite surface of the die pad.Type: ApplicationFiled: February 11, 2011Publication date: September 29, 2011Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventor: Takahiro Yurino
-
Publication number: 20110227204Abstract: A semiconductor device includes a semiconductor chip including a first conducting element, and a second conducting element arranged outside the semiconductor chip and electrically connected to the first conducting element at a first location. It further includes a third conducting element arranged outside the semiconductor chip and electrically connected to the first conducting element at a second location, and a fourth conducting element arranged outside the semiconductor chip. An encapsulating body encapsulates the semiconductor chip. A vertical projection of the fourth conducting element on the chip crosses the first conducting element between the first location and the second location. At least one of the second conducting element, third conducting element, and fourth conducting element extend over the semiconductor chip and the encapsulating body.Type: ApplicationFiled: June 3, 2011Publication date: September 22, 2011Applicant: INFINEON TECHNOLOGIES AGInventors: Christoph Kutter, Ewald Soutschek, Georg Meyer-Berg
-
Publication number: 20110221047Abstract: A flip chip package structure includes a chip placed under a lead frame, a bump on the upper surface of the chip that is electrically connected to the lead of the lead frame, and a backside metal on the lower surface of the chip that is exposed outside an encapsulant encapsulating the chip and a portion of the lead frame.Type: ApplicationFiled: March 9, 2011Publication date: September 15, 2011Applicant: RICHTEK TECHNOLOGY CORP.Inventors: YU-LIN YANG, LIH-MING DOONG
-
Publication number: 20110210431Abstract: A microwave circuit package having a ball grid array, BGA, soldered on to a planar major surface of a metal housing of the package for the electrical connection of the ports of the microwave circuit through RF signal paths to an adjacent electrical device. Each of the RF signal paths comprises a pin electrically connected to a respective port of the microwave circuit package, projecting normally through an opening in the said major surface from which it is electrically insulated, and soldered to a ball of the BGA; the pin and the surrounding balls of the BGA, which are soldered to the metal housing, constituting a coaxial RF signal path.Type: ApplicationFiled: January 27, 2011Publication date: September 1, 2011Applicant: Thales Holdings UK PlcInventor: Emmanuel LOISELET
-
Publication number: 20110204499Abstract: An interposer includes a substrate, a conductive structure configured to contact the back side of a semiconductor device and contact pads. The interposer may include first and second sets of contact pads carried by the substrate. The interposer may also include conductive traces carried by the substrate to electrically connect corresponding contact pads of the first and second sets. The receptacles, which may be formed in a surface of the substrate and expose contacts of the second set, may be configured to at least partially receive conductive structures that are secured to the contact pads of the second set. Thus, the interposer may be useful in providing semiconductor device assemblies and packages of reduced height or profile. Such assemblies and packages are also described, as are multi-chip modules including such assemblies or packages.Type: ApplicationFiled: March 8, 2011Publication date: August 25, 2011Applicant: MICRON TECHNOLOGY, INC.Inventor: Teck Kheng Lee