Principal Metal Being Noble Metal, E.g., Gold (epo) Patents (Class 257/E23.162)
-
Patent number: 11158514Abstract: A semiconductor device includes an n-type semiconductor layer; a first metal layer provided on the n-type semiconductor layer, the first metal layer including first atoms capable of being n-type impurities in the n-type semiconductor layer; a second metal layer provided on the first metal layer, the second metal layer including titanium atoms; a third metal layer provided on the second metal layer; and a second atom capable of being a p-type impurity in the n-type semiconductor layer. The second atom and a part of the titanium atoms are included in a vicinity of an interface between the first metal layer and the second metal layer.Type: GrantFiled: September 6, 2019Date of Patent: October 26, 2021Assignees: Kabushiki Kaisha Toshiba, Toshiba Electronic Devices & Storage CorporationInventors: Toshiyuki Nishikawa, Kazuhiko Komatsu, Shinji Nunotani, Yoshiyuki Harada, Hideto Sugawara
-
Patent number: 8513091Abstract: Devices, methods, and systems for wafer bonding are described herein. One or more embodiments include forming a bond between a first wafer and a second wafer using a first material adjacent the first wafer and a second material adjacent the second wafer. The first material includes a layer of gold (Au) and a layer of indium (In), and the second material includes a layer of Au. Forming the bond between the first wafer and the second wafer includes combining the layer of Au in the first material, the layer of In in the first material, and a portion of the layer of Au in the second material, wherein an additional portion of the layer of Au in the second material is not combined with the layer of Au in the first material and the layer of In in the first material.Type: GrantFiled: November 5, 2010Date of Patent: August 20, 2013Assignee: Honeywell International Inc.Inventors: Robert Higashi, Karen M. Newstrom-Peitso, Jeff A. Ridley
-
Patent number: 8299549Abstract: A layer structure for the electrical contacting of a semiconductor component having integrated circuit elements and integrated connecting lines for the circuit elements, which is suitable in particular for use in a chemically aggressive environment and at high temperatures, i.e., in so-called “harsh environments,” and is simple to implement. This layer structure includes at least one noble metal layer, in which at least one bonding island is formed, the noble metal layer being electrically insulated from the substrate of the semiconductor component by at least one dielectric layer, and having at least one ohmic contact between the noble metal layer and an integrated connecting line. The noble metal layer is applied directly on the ohmic contact layer.Type: GrantFiled: November 23, 2010Date of Patent: October 30, 2012Assignee: Robert Bosch GmbHInventors: Jochen Reinmuth, Peter Schmollngruber, Hans Artmann
-
Publication number: 20120112348Abstract: Devices, methods, and systems for wafer bonding are described herein. One or more embodiments include forming a bond between a first wafer and a second wafer using a first material adjacent the first wafer and a second material adjacent the second wafer. The first material includes a layer of gold (Au) and a layer of indium (In), and the second material includes a layer of Au. Forming the bond between the first wafer and the second wafer includes combining the layer of Au in the first material, the layer of In in the first material, and a portion of the layer of Au in the second material, wherein an additional portion of the layer of Au in the second material is not combined with the layer of Au in the first material and the layer of In in the first material.Type: ApplicationFiled: November 5, 2010Publication date: May 10, 2012Applicant: HONEYWELL INTERNATIONAL INC.Inventors: Robert Higashi, Karen Marie Newstrom-Peitso, Jeff A. Ridley
-
Patent number: 8119518Abstract: A film forming method includes the steps of forming a F-doped carbon film by using a source gas containing C and F, and modifying the F-doped carbon film by radicals, the source gas having a F/C ratio larger than 1 and smaller than 2, the F/C ratio being defined as a ratio of a number of F atoms to a number of C atoms in a source gas molecule.Type: GrantFiled: August 17, 2010Date of Patent: February 21, 2012Assignee: Tokyo Electron LimitedInventors: Kenichi Nishizawa, Yasuhiro Terai, Akira Asano
-
Patent number: 8039966Abstract: A structure, tool and method for forming in-situ metallic/dielectric caps for interconnects. The method includes forming wire embedded in a dielectric layer on a semiconductor substrate, the wire comprising a copper core and an electrically conductive liner on sidewalls and a bottom of the copper core, a top surface of the wire coplanar with a top surface of the dielectric layer; forming a metal cap on an entire top surface of the copper core; without exposing the substrate to oxygen, forming a dielectric cap over the metal cap, any exposed portions of the liner, and the dielectric layer; and wherein the dielectric cap is an oxygen diffusion barrier and contains no oxygen atoms.Type: GrantFiled: September 3, 2009Date of Patent: October 18, 2011Assignee: International Business Machines CorporationInventors: Chih-Chao Yang, Chao-Kun Hu
-
Patent number: 8026609Abstract: Provided, is a reliable semiconductor device with a layered interconnect structure that may develop no trouble of voids and interconnect breakdowns, in which the layered interconnect structure comprises a conductor film and a neighboring film as so layered on a semiconductor substrate that the neighboring film is contacted with the conductor film.Type: GrantFiled: April 13, 2010Date of Patent: September 27, 2011Assignee: Renesas Electronics CorporationInventors: Tomio Iwasaki, Hideo Miura
-
Publication number: 20110147938Abstract: Provided is a technology for forming a conductive via hole to implement a three dimensional stacked structure of an integrated circuit. A method for forming a conductive via hole according to an embodiment of the present invention comprises: filling inside of a via hole structure that is formed in one or more of an upper portion and a lower portion of a substrate with silver by using a reduction and precipitation of silver in order to connect a plurality of stacked substrates by a conductor; filling a portion that is not filled with silver inside of the via hole structure by flowing silver thereinto; and sublimating residual material of silver oxide series, which is generated during the flowing, on an upper layer inside of the via hole structure filled with silver.Type: ApplicationFiled: December 15, 2010Publication date: June 23, 2011Applicant: Electronics and Telecommunications Research InstituteInventor: Jin-Yeong KANG
-
Publication number: 20110127674Abstract: A layer structure for the electrical contacting of a semiconductor component having integrated circuit elements and integrated connecting lines for the circuit elements, which is suitable in particular for use in a chemically aggressive environment and at high temperatures, i.e., in so-called “harsh environments,” and is simple to implement. This layer structure includes at least one noble metal layer, in which at least one bonding island is formed, the noble metal layer being electrically insulated from the substrate of the semiconductor component by at least one dielectric layer, and having at least one ohmic contact between the noble metal layer and an integrated connecting line. The noble metal layer is applied directly on the ohmic contact layer.Type: ApplicationFiled: November 23, 2010Publication date: June 2, 2011Inventors: Jochen Reinmuth, Peter Schmollngruber, Hans Artmann
-
Patent number: 7884018Abstract: A method of forming a noble metal cap on a conductive material embedded in a dielectric material in an interconnect structure. The method includes the step of contacting (i) a conductive material having a bare upper surface partially embedded in a dielectric material and (ii) vapor of a noble metal containing compound, in the presence of carbon monoxide and a carrier gas. The contacting step is carried out at a temperature, pressure and for a length of time sufficient to produce a noble metal cap disposed directly on the upper surface of the conductive material without substantially extending into upper surface of the dielectric material or leaving a noble metal residue onto the dielectric material.Type: GrantFiled: September 6, 2007Date of Patent: February 8, 2011Assignee: International Business Machines CorporationInventors: Fenton R. McFeely, Chih-Chao Yang
-
Patent number: 7880300Abstract: A semiconductor chip (1) has a metal coating structure (2) which has on an active upper side (3) of the semiconductor chip (1) at least one lower metal layer (8) with copper or copper alloy, on which a central metal layer (9) with nickel is arranged. The metal coating structure (2) is terminated by an upper metal layer (10) of palladium and/or a precious metal. The central metal layer (9) with nickel and/or nickel phosphide has a rough interface (11) with respect to the plastic package molding compound surrounding the metal coating structure (2).Type: GrantFiled: March 28, 2007Date of Patent: February 1, 2011Assignee: Infineon Technologies AGInventors: Michael Bauer, Alfred Haimerl, Angela Kessler, Joachim Mahler, Wolfgang Schober
-
Patent number: 7830010Abstract: Interconnect structures in which a noble metal-containing cap layer is present directly on a non-recessed surface of a conductive material which is embedded within a low k dielectric material are provided. It has been determined that by forming a hydrophobic surface on a low k dielectric material prior to metal cap formation provides a means for controlling the selective formation of the metal cap directly on the non-recessed surface of a conductive material. That is, the selective formation of the metal cap directly on the non-recessed surface of a conductive material is enhanced since the formation rate of the metal cap on the non-recessed surface of a conductive material is greater than on the hydrophobic surface of the low k dielectric material.Type: GrantFiled: April 3, 2008Date of Patent: November 9, 2010Assignee: International Business Machines CorporationInventors: Chih-Chao Yang, Satya V. Nitta, Sampath Purushothaman, Muthumanickam Sankarapandian
-
Patent number: 7799677Abstract: A device comprises a multi-layered thin film having excellent adhesion due to the method of fabricating the same. More particularly, the device includes a multi-layered thin film consisting of a tantalum nitride layer, a tantalum layer formed on the tantalum nitride layer, and a gold thin film formed on the tantalum layer.Type: GrantFiled: April 14, 2009Date of Patent: September 21, 2010Assignees: Samsung SDI Co., Ltd., Seoul National University Industry FoundationInventors: Ju-Yong Kim, Ho-Jin Kweon, Jae-Jeong Kim, Jin-Goo Ahn, Oh-Joong Kwon
-
Publication number: 20100176514Abstract: The invention comprises a copper interconnect structure that includes a noble metal cap with dielectric immediately adjacent the copper/noble metal cap interface recessed from the noble metal cap.Type: ApplicationFiled: January 9, 2009Publication date: July 15, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Chih-Chao Yang, Shyng-Tsong Chen, Baozhen Li
-
Publication number: 20100164103Abstract: A semiconductor device includes: a semiconductor layer composed of one of GaAs based semiconductor, InP-based semiconductor, and GaN-based semiconductor; a first silicon nitride film that is provided on the semiconductor layer, and of which an end portion is in contact with a surface of the semiconductor layer; a protective film that is composed of one of polyimide and benzocyclobutene, and is provided on the semiconductor layer and the first silicon nitride film, the protective film covering the end portion of the first silicon nitride film; and a first metallic layer that is composed of one of titanium, tantalum and platinum, and is continuously provided from a first portion located between the semiconductor layer and the protective film to a second portion located between the end portion of the first silicon nitride film and the protective film, the first metallic layer being in contact with the surface of the semiconductor layer and a surface of the end portion of the first silicon nitride film.Type: ApplicationFiled: December 24, 2009Publication date: July 1, 2010Applicant: SUMITOMO ELECTRIC DEVICE INNOVATIONS, INC.Inventors: Takeshi Hishida, Tsutomu Igarashi
-
Patent number: 7701062Abstract: Provided, is a reliable semiconductor device with a layered interconnect structure that may develop no trouble of voids and interconnect breakdowns, in which the layered interconnect structure comprises a conductor film and a neighboring film as so layered on a semiconductor substrate that the neighboring film is contacted with the conductor film.Type: GrantFiled: August 6, 2007Date of Patent: April 20, 2010Assignee: Hitachi, Ltd.Inventors: Tomio Iwasaki, Hideo Miura
-
Publication number: 20100090345Abstract: Metal nanoplates are grown on n-type and p-type semiconductor wafer substrates through galvanic reactions between substantially pure aqueous metal solutions and the substrates. The morphology of the resulting metal nanoplates that protrude from the substrate can be tuned by controlling the concentration of the metal solution and the reaction time of the solution with the semiconductor wafer. Nanoplate size gradually increases with prolonged growth time and the nanoplate thicknesses increases in a unique stepwise fashion due to polymerization and fusion of adjacent nanoplates. Further, the roughness of the nanoplates can also be controlled. In a particular embodiment, Ag nanoplates are grown on a GaAs substrate through reaction with a solution of AgNO3 with the substrate.Type: ApplicationFiled: October 6, 2009Publication date: April 15, 2010Inventor: Yugang Sun
-
Patent number: 7638428Abstract: A method of forming a semiconductor structure comprises providing a semiconductor substrate comprising a layer of a dielectric material. A recess is provided in the layer of dielectric material. The recess is filled with a material comprising silver.Type: GrantFiled: July 11, 2007Date of Patent: December 29, 2009Assignee: GlobalFoundries, Inc.Inventors: Christof Streck, Volker Kahlert
-
Publication number: 20090302475Abstract: A semiconductor device includes a first interlayer insulating film, and a plurality of first interconnects formed in the first interlayer insulating film. A void is selectively formed between adjacent ones of the plurality of first interconnects in the first interlayer insulating film, and a cap insulating film is formed in a region located over the void and between the interconnects. Respective widths of a lower end and an upper end of the void are substantially the same as a gap between the interconnects located adjacent to the void, and the lower end of the void is located lower than lower ends of the first interconnects located adjacent to the void.Type: ApplicationFiled: August 12, 2009Publication date: December 10, 2009Inventors: Hayato Korogi, Takeshi Harada, Akira Ueki
-
Patent number: 7626264Abstract: A substrate for device bonding is provided, which enables bonding of a device with high bond strength to an Au electrode formed on a substrate such as aluminum nitride by soldering the device at a low temperature using a soft solder metal having a low melting point such as an Au—Sn-based solder having an Au content of 10% by weight. The substrate for device bonding comprises a substrate having an Au electrode layer formed on its surface and in which (i) a layer composed of a platinum group element, (ii) a layer composed of at least one transition metal element selected from the group consisting of Ti, V, Cr and Co, (iii) a barrier metal layer composed of at least one metal selected from the group consisting of Ag, Cu and Ni and (iv) a solder layer composed of a solder containing Sn or In as a main component are laminated in this order on the Au electrode layer.Type: GrantFiled: March 24, 2005Date of Patent: December 1, 2009Assignee: Tokuyama CorporationInventor: Hiroki Yokoyama
-
Publication number: 20090278232Abstract: A method for use in the fabrication of integrated circuits includes providing a substrate assembly having a surface. A diffusion barrier layer is formed over at least a portion of the surface. The diffusion barrier layer is formed of RuSix, where x is in the range of about 0.01 to about 10. The barrier layer may be formed by depositing RuSix by chemical vapor deposition or the barrier layer may be formed by forming a layer of ruthenium relative to a silicon containing region and performing an anneal to form RuSix from the layer of ruthenium and the silicon containing region. Capacitor electrodes, interconnects or other structures may be formed with such a diffusion barrier layer.Type: ApplicationFiled: July 13, 2009Publication date: November 12, 2009Applicant: MICRON TECHNOLOGY, INCInventors: Brian A. Vaartstra, Eugene P. Marsh
-
Publication number: 20090250815Abstract: Interconnect structures in which a noble metal-containing cap layer is present directly on a non-recessed surface of a conductive material which is embedded within a low k dielectric material are provided. It has been determined that by forming a hydrophobic surface on a low k dielectric material prior to metal cap formation provides a means for controlling the selective formation of the metal cap directly on the non-recessed surface of a conductive material. That is, the selective formation of the metal cap directly on the non-recessed surface of a conductive material is enhanced since the formation rate of the metal cap on the non-recessed surface of a conductive material is greater than on the hydrophobic surface of the low k dielectric material.Type: ApplicationFiled: April 3, 2008Publication date: October 8, 2009Applicant: International Business Machines CorporationInventors: CHIH-CHAO YANG, Satya V. Nitta, Sampath Purushothaman, Muthumanickam Sankarapandian
-
Publication number: 20090189287Abstract: An interconnect structure that includes a dielectric material having a dielectric constant of about 3.0 or less is provided. This low k dielectric material has at least one conductive material having an upper surface embedded therein. The dielectric material also has a surface layer that is made hydrophobic prior to the formation of the noble metal cap. The noble metal cap is located directly on the upper surface of the at least one conductive material. Because of the presence of the hydrophobic surface layer on the dielectric material, the noble metal cap does not substantially extend onto the hydrophobic surface layer of the dielectric material that is adjacent to the at least one conductive material and no metal residues from the noble metal cap deposition form on this hydrophobic dielectric surface.Type: ApplicationFiled: January 29, 2008Publication date: July 30, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Chih-Chao Yang, Daniel C. Edelstein, Fenton R. McFeely
-
Patent number: 7566661Abstract: A method of forming an EL-Cu enhanced noble metal layer begins with providing a semiconductor substrate in a reaction chamber, wherein the semiconductor substrate includes a trench etched into a dielectric layer. Next, an organometallic precursor containing a noble metal and a reactive gas are pulsed into the reaction chamber proximate to the semiconductor substrate where they react to form a noble metal layer directly on the dielectric layer within the trench. The substrate is then moved into an electroless plating bath and an electroless plating process deposits a copper seed layer onto the noble metal layer. The substrate is then removed from the plating bath.Type: GrantFiled: May 22, 2006Date of Patent: July 28, 2009Inventor: Adrien R. Lavoie
-
Patent number: 7563718Abstract: A semiconductor substrate is loaded into a reaction chamber to form a tungsten layer. A source gas including tungsten (W) is introduced into the reaction chamber to grow a crystal nucleus of the tungsten on the semiconductor substrate. A reduction gas containing boron (B) is introduced into the reaction chamber to form a tungsten layer on the semiconductor substrate by actions of the source gas and the reduction gas. A hydrogen (H2) gas is introduced into the reaction chamber to remove the boron (B) remaining in the tungsten layer.Type: GrantFiled: December 29, 2006Date of Patent: July 21, 2009Assignee: Hynix Semiconductor Inc.Inventor: Choon Hwan Kim
-
Patent number: 7557030Abstract: A method for fabricating a recess gate in a semiconductor device is provided. The method includes selectively etching an active region of a substrate to form a recess pattern, performing a post treatment on the recess pattern using a plasma, and forming a gate pattern in the recess pattern.Type: GrantFiled: November 8, 2006Date of Patent: July 7, 2009Assignee: Hynix Semiconductor Inc.Inventors: Seung-Bum Kim, Ki-Won Nam
-
Patent number: 7538429Abstract: An electronic package includes a substrate (110, 310, 510) and a solder resist layer (120, 320, 520) over the substrate. The solder resist layer has a plurality of solder resist openings (121, 321, 521) therein. The electronic package further includes a finish layer (130, 330, 535) in the solder resist openings, an electrically conducting layer (140, 440) in the solder resist openings over the finish layer, and a solder material (150, 810) in the solder resist openings over the electrically conducting layer. The electrically conducting layer electrically connects the solder resist openings in order to enable the electrokinetic deposition of the solder material.Type: GrantFiled: August 21, 2006Date of Patent: May 26, 2009Assignee: Intel CorporationInventors: Ravi Nalla, Charavana Gurumurthy
-
Publication number: 20080315321Abstract: The present invention discloses a semiconductor source/drain contact structure, which comprises a substrate, a source/drain region disposed in the substrate, at least one non-silicided conductive layer including a barrier layer disposed over and in contact with the source/ drain region, and one or more contact hole filling metals disposed over and in contact with the at least one non-silicided conductive layer, wherein a first contact area between the at least one non-silicided conductive layer and the source/drain region is substantially larger than a second contact area between the one or more contact hole filling metals and the at least one non-silicided conductive layer.Type: ApplicationFiled: June 21, 2007Publication date: December 25, 2008Inventors: Chung-Hu Ke, Ching-Ya Wang, When-Chin Lee
-
Publication number: 20080290520Abstract: A system and method for forming post passivation metal structures is described. Metal interconnections and high quality electrical components, such as inductors, transformers, capacitors, or resistors are formed on a layer of passivation, or on a thick layer of polymer over a passivation layer.Type: ApplicationFiled: July 30, 2008Publication date: November 27, 2008Applicant: MEGICA CORPORATIONInventors: Mou-Shiung Lin, Chiu-Ming Chou, Chien-Kang Chou
-
Patent number: 7384863Abstract: In a disclosed COC type semiconductor device, a bump electrode (21) of a second semiconductor chip (2) is joined to a first semiconductor chip (1) having a bump electrode (11) formed thereon. The bump electrodes (11) and (21) of the respective first and second semiconductor chips (1) and (2) are both made of first metal such as Au having a relatively high melting point, while a joining portion of these bump electrodes (11) and (21) is formed of an alloy layer (3) of the first metal and second metal, which second metal is made of such a material that can melt at a lower temperature than the melting point of the first metal to be alloyed with it. As a result, in the COC type semiconductor device, when interconnecting a plurality of semiconductor chips, their electrode terminals can be joined to each other without deteriorating the properties of these chips owing to the high temperature applied thereon.Type: GrantFiled: March 10, 2004Date of Patent: June 10, 2008Assignee: Rohm Co., Ltd.Inventor: Kazutaka Shibata
-
Patent number: 7276796Abstract: An interconnect structure of the single or dual damascene type and a method of forming the same, which substantially reduces the surface oxidation problem of plating a conductive material onto a noble metal seed layer are provided. In accordance with the present invention, a hydrogen plasma treatment is used to treat a noble metal seed layer such that the treated noble metal seed layer is highly resistant to surface oxidation. The inventive oxidation-resistant noble metal seed layer has a low C content and/or a low nitrogen content.Type: GrantFiled: March 15, 2006Date of Patent: October 2, 2007Assignee: International Business Machines CorporationInventors: Chih-Chao Yang, Nancy R. Klymko, Christopher C. Parks, Keith Kwong Hon Wong