Including Component Of The Field-effect Type (epo) Patents (Class 257/E27.029)
E Subclasses
-
Patent number: 9029921Abstract: A two terminal device which can be used for the rectification of the current. Internally it has a regenerative coupling between MOS gates of opposite type and probe regions. This regenerative coupling allows to achieve performance better than that of ideal diode.Type: GrantFiled: January 17, 2014Date of Patent: May 12, 2015Assignee: STMicroelectronics International N.V.Inventors: Alexei Ankoudinov, Vladimir Rodov
-
Patent number: 9024408Abstract: A method of manufacturing double-sided semiconductor die by performing a first plurality of processes to a first side of a wafer and performing a second plurality of processes to a second side of the wafer, thereby forming at least a first semiconductor device on the first side of the wafer and at least a second semiconductor device on the second side of the wafer. The wafer may be cut to form a plurality of die having at least one semiconductor device on each side.Type: GrantFiled: December 29, 2010Date of Patent: May 5, 2015Assignee: STMicroelectronics, Inc.Inventor: Ming Fang
-
Patent number: 8853792Abstract: Embodiments of transistors comprise a gate stack overlying a semiconductor material. The gate stack comprises a deposited oxide layer overlying the semiconductor material, an oxygen-diffusion barrier layer overlying the deposited oxide layer, a high-k dielectric layer overlying the oxygen-diffusion barrier layer, and a conductive material (e.g., an oxygen-gettering conductive material) overlying the high-k dielectric layer. When the conductive material is an oxygen-gettering conductive material, the oxygen-diffusion barrier layer prevents diffusion of oxygen from the deposited oxide layer to the oxygen-gettering conductive material.Type: GrantFiled: January 5, 2012Date of Patent: October 7, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Murshed M. Chowdhury, James K. Schaeffer
-
Patent number: 8618587Abstract: An electronic device employing a graphene layer as a charge carrier layer. The graphene layer is sandwiched between layers that are constructed of a material having a highly ordered crystalline structure and a high dielectric constant. The highly ordered crystalline structure of the layers surrounding the graphene layer has low density of charged defects that can lead to scattering of charge carriers in the graphene layer. The high dielectric constant of the layers surrounding the graphene layer also prevents charge carrier scattering by minimizing interaction between the charge carriers and the changed defects in the surrounding layers. An interracial layer constructed of a thin, non-polar, dielectric material can also be provided between the graphene layer and each of the highly ordered crystalline high dielectric constant layers to minimize charge carrier scattering in the graphene layer through remote interfacial phonons.Type: GrantFiled: June 25, 2012Date of Patent: December 31, 2013Assignee: HGST Netherlands B.V.Inventors: Ernesto E. Marinero, Simone Pisana
-
Patent number: 8618607Abstract: One illustrative device disclosed herein includes a continuous active region defined in a semiconducting substrate, first and second transistors formed in and above the continuous active region, each of the first and second transistors comprising a plurality of doped regions formed in the continuous active region, a conductive isolating electrode positioned above the continuous active region between the first and second transistors and a power rail conductively coupled to the conductive isolating electrode.Type: GrantFiled: July 2, 2012Date of Patent: December 31, 2013Assignee: GLOBALFOUNDRIES Inc.Inventors: Mahbub Rashed, David Doman, Marc Tarabbia, Irene Lin, Jeff Kim, Chinh Nguyen, Steve Soss, Scott Johnson, Subramani Kengeri, Suresh Venkatesan
-
Patent number: 8581339Abstract: A bipolar junction transistor and a manufacturing method for the same are provided. The bipolar junction transistor includes a well region, an emitter electrode, a base electrode, a collector electrode, and a conductive layer. The emitter electrode, the base electrode and the collector electrode are separated from each other by the well region. The conductive layer is on the well region between the base electrode and the collector electrode.Type: GrantFiled: August 8, 2011Date of Patent: November 12, 2013Assignee: Macronix International Co., Ltd.Inventors: Chin-Wei Chang, Ching-Lin Chan, Chin-Shien Lu, Ming-Tung Lee, Shuo-Lun Tu
-
Patent number: 8551830Abstract: There is provided a small-type semiconductor integrated circuit whose circuit area is small and whose wiring length is short. The semiconductor integrated circuit is constructed in a multi-layer structure and is provided with a first semiconductor layer, a first semiconductor layer transistor formed in the first semiconductor layer, a wiring layer which is deposited on the first semiconductor layer and in which metal wires are formed, a second semiconductor layer deposited on the wiring layer and a second semiconductor layer transistor formed in the second semiconductor layer. It is noted that insulation of a gate insulating film of the first semiconductor layer transistor is almost equal with that of a gate insulating film of the second semiconductor layer transistor and the gate insulating film of the second semiconductor layer transistor is formed by means of radical oxidation or radical nitridation.Type: GrantFiled: April 28, 2008Date of Patent: October 8, 2013Assignees: Advantest Corporation, National University Corporation Tohoku UniversityInventors: Tadahiro Ohmi, Koji Kotani, Kazuyuki Maruo, Takahiro Yamaguchi
-
Patent number: 8525253Abstract: A semiconductor structure including a substrate of semiconductor material of a first type of conductivity; a first semiconductor layer set in direct electrical contact with the substrate on a first side of the substrate; a second semiconductor layer set in direct electrical contact with the substrate on a second side of the substrate; a first active electronic device formed in the first semiconductor layer; and a second active electronic device formed in the second semiconductor layer.Type: GrantFiled: October 27, 2010Date of Patent: September 3, 2013Assignee: STMicroelectronics S.r.l.Inventors: Monica Micciche′, Antonio Giuseppe Grimaldi, Gaetano Bazzano, Nicolò Frazzetto
-
Patent number: 8455959Abstract: Electronic apparatus and methods of forming the electronic apparatus include cobalt titanium oxide on a substrate for use in a variety of electronic systems. The cobalt titanium oxide may be structured as one or more monolayers. The cobalt titanium oxide may be formed by a monolayer by monolayer sequencing process such as atomic layer deposition.Type: GrantFiled: December 5, 2011Date of Patent: June 4, 2013Assignee: Micron Technology, Inc.Inventors: Kie Y. Ahn, Leonard Forbes
-
Patent number: 8450810Abstract: An ON resistance of a bidirectional switch with a trench gate structure composed of two MOS transistors sharing a common drain is reduced. A plurality of trenches is formed in an N type well layer. Then a P type body layer is formed in every other column of the N type well layer interposed between a pair of the trenches. A first N+ type source layer and a second N+ type source layer are formed alternately in each of a plurality of the P type body layers. A first gate electrode is formed in each of a pair of the trenches interposing the first N+ type source layer, and a second gate electrode is formed in each of a pair of the trenches interposing the second N+ type source layer.Type: GrantFiled: July 21, 2011Date of Patent: May 28, 2013Assignee: ON Semiconductor Trading, Ltd.Inventor: Yasuhiro Takeda
-
Patent number: 8362523Abstract: Integrated circuit devices include a substrate having a semiconductor substrate region therein containing multiple well regions of different conductivity type. A first semiconductor well region of first conductivity type is provided in the semiconductor substrate region. This first semiconductor well region has a first plurality of transistor regions therein arranged in a first zig-zag pattern extending across the semiconductor substrate region. A second semiconductor well region of second conductivity type is also provided in the semiconductor substrate region. This second semiconductor well region has a second plurality of transistor regions therein arranged in a second zig-zag pattern extending across the semiconductor substrate region. This second zig-zag pattern is intertwined with the first zig-zag pattern.Type: GrantFiled: February 1, 2011Date of Patent: January 29, 2013Assignee: Samsung Electronics Co., Ltd.Inventor: SangShin Han
-
Publication number: 20120205741Abstract: A design structure is embodied in a machine readable medium for designing, manufacturing, or testing a design. The design structure includes a high resistivity substrate and a buried inductor formed directly in the high resistivity substrate and devoid of an insulating layer therebetween.Type: ApplicationFiled: April 23, 2012Publication date: August 16, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Max G. LEVY, Steven H. VOLDMAN
-
Patent number: 8227842Abstract: An electronic device employing a graphene layer as a charge carrier layer. The graphene layer is sandwiched between layers that are constructed of a material having a highly ordered crystalline structure and a high dielectric constant. The highly ordered crystalline structure of the layers surrounding the graphene layer has low density of charged defects that can lead to scattering of charge carriers in the graphene layer. The high dielectric constant of the layers surrounding the graphene layer also prevents charge carrier scattering by minimizing interaction between the charge carriers and the charged defects in the surrounding layers. An interracial layer constructed of a thin, non-polar, dielectric material can also be provided between the graphene layer and each of the highly ordered crystalline high dielectric constant layers to minimize charge carrier scattering in the graphene layer through remote interfacial phonons.Type: GrantFiled: September 21, 2009Date of Patent: July 24, 2012Assignee: Hitachi Global Storage Technologies Netherlands B.V.Inventors: Ernesto E. Marinero, Simone Pisana
-
Publication number: 20120112241Abstract: According to one embodiment, a semiconductor device includes a main element and a sense element. The main element is connected between a collector terminal and an emitter terminal. The main element has an insulated gate bipolar transistor structure. The sense element is connected in parallel with the main element via a sense resistor between the collector terminal and the emitter terminal. The sense element has an insulated gate bipolar transistor structure with a feedback capacitance larger than a feedback capacitance of the main element.Type: ApplicationFiled: November 7, 2011Publication date: May 10, 2012Applicant: Kabushiki Kaisha ToshibaInventor: Kenichi MATSUSHITA
-
Publication number: 20120074407Abstract: An object is to provide a semiconductor device having a novel structure in which a transistor including an oxide semiconductor and a transistor including a semiconductor material other than an oxide semiconductor are stacked. The semiconductor device includes a first transistor, an insulating layer over the first transistor, and a second transistor over the insulating layer. In the semiconductor device, the first transistor includes a first channel formation region, the second transistor includes a second channel formation region, the first channel formation region includes a semiconductor material different from a semiconductor material of the second channel formation region, and the insulating layer includes a surface whose root-mean-square surface roughness is less than or equal to 1 nm.Type: ApplicationFiled: February 4, 2011Publication date: March 29, 2012Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei YAMAZAKI, Teruyuki FUJII, Ryota IMAHAYASHI, Shinya SASAGAWA, Motomu KURATA, Fumika TAGUCHI
-
Patent number: 8101948Abstract: In a switching element using, for the active layer, a carbon nanotube (CNT) dispersed film which can be manufactured at low temperatures, the interaction between the CNT and the surface of the gate insulating film is insufficient. For this reason, a problem of such a switching element is that the amount of CNT fixed in the channel region is insufficient, resulting in insufficient uniformity. In the switching element of the exemplary embodiment, a gate insulating film is formed of a nonconjugated polymer material containing, in the main chain, an aromatic group and a substituted or unsubstituted alkylene or alkyleneoxy group having 2 or more carbon atoms as repeating units. As a result, the interaction between the CNT and the surface of the gate insulating film is enhanced while maintaining the flexibility of the gate insulating film, and the amount of CNT fixed in the channel region can be increased.Type: GrantFiled: February 19, 2008Date of Patent: January 24, 2012Assignee: NEC CorporationInventors: Satoru Toguchi, Hiroyuki Endoh
-
Publication number: 20110310684Abstract: A semiconductor integrated circuit includes a P-type MOS transistor and two or more N-type MOS transistors connected together in series between a first and a second power supply, an input terminal connected to a gate terminal of the P-type MOS transistor and gate terminals of the two or more N-type MOS transistors, an output terminal which is a connection node between the P-type MOS transistor and one of the two or more N-type MOS transistors connected to the P-type MOS transistor, and one or more capacitors connected to the output terminal. The drive capability of the P-type MOS transistor is higher than the overall drive capability of the two or more N-type MOS transistors connected together in series. Therefore, a semiconductor integrated circuit is provided in which fluctuations in the delay time of a delay circuit caused by variations in transistor characteristics can be reduced.Type: ApplicationFiled: August 25, 2011Publication date: December 22, 2011Applicant: PANASONIC CORPORATIONInventor: Yoshinobu YAMAGAMI
-
Patent number: 8063443Abstract: An MOS-bipolar hybrid-mode LDMOS device has a main gate input and a control gate input wherein the device operates in an MOS mode when both gate inputs are enabled, and operates in a bipolar mode when the main gate input is enabled and the control gate input is disabled. The device can drive the gate of a power MOSFET to deliver the high current required by the power MOSFET while in the bipolar mode, and provide a fully switching between supply voltage and ground to the gate of the power MOSFET while in the MOS mode.Type: GrantFiled: October 30, 2007Date of Patent: November 22, 2011Assignee: Fairchild Semiconductor CorporationInventor: Jun Cai
-
Patent number: 8018031Abstract: The invention realizes low on-resistance and high current flow in a semiconductor device in which a current flows in a thickness direction of a semiconductor substrate. A first MOS transistor having first gate electrodes and first source layers is formed on a front surface of a semiconductor substrate, and a second MOS transistor having second gate electrodes and second source layers is formed on a back surface thereof. A drain electrode connected to the semiconductor substrate, a first source electrode connected to the first source layers, a second source electrode connected to the second source layers, and a first penetration hole penetrating the semiconductor substrate are further formed. A first wiring connecting the first source electrode and the second source electrode is formed in the first penetration hole. The semiconductor substrate serves as a common drain region of the first and second MOS transistors.Type: GrantFiled: May 28, 2008Date of Patent: September 13, 2011Assignees: Semiconductor Components Industries, LLC, SANYO Semiconductor Co., Ltd.Inventor: Masamichi Yanagida
-
Patent number: 8008667Abstract: A semiconductor device includes a first semiconductor layer and a first semiconductor element located in the first semiconductor layer. The semiconductor device also includes a second semiconductor layer of a transparent semiconductor material. The second semiconductor layer is disposed on the first semiconductor layer covering the first semiconductor element. The semiconductor device also includes a second semiconductor element located in the second semiconductor layer. The semiconductor device also includes a wire extending within the second semiconductor layer and electrically connecting the first and second semiconductor elements.Type: GrantFiled: December 13, 2007Date of Patent: August 30, 2011Assignee: Mitsubishi Electric CorporationInventors: Hidetoshi Koyama, Yoshitaka Kamo
-
Patent number: 7989899Abstract: A transistor, an inverter including the transistor, and methods of manufacturing the inverter and the transistor. A gate insulating layer of the transistor has a charge trap region. A threshold voltage may be moved in a positive (+) direction by trapping charges in the charge trap region. The transistor may be an enhancement mode oxide thin-film transistor (TFT) and may be used as an element of the inverter.Type: GrantFiled: April 29, 2009Date of Patent: August 2, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Huaxiang Yin, Ihun Song, Sunil Kim, Youngsoo Park
-
Publication number: 20110156143Abstract: This invention published a parasitic vertical PNP bipolar transistor in BiCMOS (Bipolar Complementary Metal Oxide Semiconductor) process; the bipolar transistor comprises a collector, a base and an emitter. Collector is formed by active region with p-type ion implanting layer. It connects a p-type buried layer which formed in the bottom region of STI (Shallow Trench Isolation). The collector terminal connection is through the p-type buried layer and the adjacent active region. The base is formed by active region with n type ion implanting which is on the collector. Its connection is through the original p-type epitaxy layer after converting to n-type. The emitter is formed by the p-type epitaxy layer on the base region with heavy p-type doped. This invention also comprises the fabrication method of this parasitic vertical PNP bipolar in BiCMOS (Bipolar Complementary Metal Oxide Semiconductor) process.Type: ApplicationFiled: December 22, 2010Publication date: June 30, 2011Inventors: Tzuyin CHIU, TungYuan Chu, Wensheng Qian, YungChieh Fan, Donghua Liu, Jun Hu
-
Publication number: 20110079821Abstract: A method of fabricating an integrated circuit on a compound semiconductor III-V wafer including at least two different types of active devices by providing a substrate; growing a first epitaxial structure on the substrate; growing a second epitaxial structure on the first epitaxial structure; and processing the epitaxial structures to form different types of active devices, such as HBTs and FETs.Type: ApplicationFiled: December 9, 2010Publication date: April 7, 2011Applicant: Emcore CorporationInventors: Paul Cooke, Richard W. Hoffman, Victor Labyuk, Sherry Qianwen Ye
-
Patent number: 7888712Abstract: A semiconductor device includes a first conductive type SiC semiconductor substrate; a second conductive type well formed on the SiC semiconductor substrate; a first impurity diffusion layer formed by introducing a first conductive type impurity so as to be partly overlapped with the well in a region surrounding the well; a second impurity diffusion layer formed by introducing the first conductive type impurity in a region spaced apart for a predetermined distance from the impurity diffusion layer in the well; and a gate electrode opposed to a channel region between the first and the second impurity diffusion layers with gate insulating film sandwiched therebetween.Type: GrantFiled: April 18, 2006Date of Patent: February 15, 2011Assignee: Rohm Co., Ltd.Inventor: Mineo Miura
-
Patent number: 7851872Abstract: An integrated circuit comprises a first source, a first drain, a second source, a first gate arranged between the first source and the first drain, and a second gate arranged between the first drain and the second source. The first and second gates define alternating first and second regions in the drain. The first and second gates are arranged farther apart in the first regions than in the second regions.Type: GrantFiled: September 20, 2006Date of Patent: December 14, 2010Assignee: Marvell World Trade Ltd.Inventor: Sehat Sutardja
-
Patent number: 7781842Abstract: A semiconductor device which has a semiconductor body and a method for producing it. At the semiconductor body, a first electrode which is electrically connected to a first near-surface zone of the semiconductor body and a second electrode which is electrically connected to a second zone of the semiconductor body are arranged. A drift section is arranged between the first and the second electrode. In the drift section, a coupling structure is provided for at least one field plate arranged in the drift section. The coupling structure has a floating first area doped complementarily to the drift section and a second area arranged in the first area. The second area forms a locally limited punch-through effect or an ohmic contact to the drift section, and the field plate is electrically connected at least to the second area.Type: GrantFiled: April 30, 2008Date of Patent: August 24, 2010Assignee: Infineon Technologies Austria AGInventors: Franz Hirler, Elmar Falck, Hans-Joachim Schulze
-
Patent number: 7772656Abstract: A semiconductor device. The device including: a planar FET formed in a single crystal-silicon substrate, the FET comprising a first channel region, first and second source drains on opposite sides of the first channel region and a gate, the gate over the channel region and electrically isolated from the channel region by a first gate dielectric layer; and a FinFET formed in single crystal silicon block on top of and electrically isolated from the substrate, the FinFET comprising a second channel region, third and fourth source drains on opposite first and second ends of a second channel region and the gate, the gate electrically isolated from the second channel region by a second gate dielectric layer.Type: GrantFiled: December 14, 2006Date of Patent: August 10, 2010Assignee: International Business Machines CorporationInventors: Brent Alan Anderson, Bryant Andres, William F. Clark, Jr., Edward Joseph Nowak
-
Publication number: 20100007316Abstract: A current sense device for a power transistor is described. The power transistor is formed in a cellular structure including a cellular array of transistor cells. The current sense device includes multiple transistor cells in the cellular array of transistor cells of the power transistor being used as sense transistor cells. The sense transistor cells are evenly distributed throughout the cellular array where the source terminal of each sense transistor cell is electrically connected to a first node through a metal line in the first metal layer and through a metal line in the second metal layer where the metal lines are electrically isolated from the metal lines connecting the transistor cells of the power transistor. The sense transistor cells measure a small portion of the current flowing through the power transistor based on the size ratio of the current sense device and the power transistor.Type: ApplicationFiled: July 8, 2008Publication date: January 14, 2010Applicant: Micrel, Inc.Inventors: Ira G. Miller, Eduardo Velarde
-
Publication number: 20090108346Abstract: An MOS-bipolar hybrid-mode LDMOS device has a main gate input and a control gate input wherein the device operates in an MOS mode when both gate inputs are enabled, and operates in a bipolar mode when the main gate input is enabled and the control gate input is disabled. The device can drive the gate of a power MOSFET to deliver the high current required by the power MOSFET while in the bipolar mode, and provide a fully switching between supply voltage and ground to the gate of the power MOSFET while in the MOS mode.Type: ApplicationFiled: October 30, 2007Publication date: April 30, 2009Inventor: Jun Cai
-
Patent number: 7521750Abstract: A nonvolatile semiconductor device includes a pair of multi-bit nonvolatile memory unit cells. Each unit cell includes a grid type semiconductor body in which a plurality of parallel semiconductor bodies extend in a first direction and a plurality of parallel semiconductor bodies extend in a second direction perpendicular to the first direction, a channel region formed in a partial region of the semiconductor body along circumferences of the semiconductor bodies that extend in the first direction, a charge storage region formed on the channel region, a plurality of control gates, which are formed on the charge storage region and wherein each of the plurality of control gates is adapted to receive separate control voltages. Each unit cell further includes source and drain regions aligned on both sides of the plurality of control gates and formed in the semiconductor bodies, wherein the pair of unit cells share the source region, and the source region is formed at a cross point of the grid.Type: GrantFiled: January 21, 2008Date of Patent: April 21, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Bo-Young Seo, Hee-Seog Jeon, Sung-Taeg Kang
-
Publication number: 20090050961Abstract: A semiconductor device is disclosed which has a shorter turn-on time. The semiconductor device includes an epitaxial layer, two base regions embedded in a surface portion of the epitaxial layer, source regions respectively embedded in the base regions, a drain region including at least a portion of the epitaxial layer excluding the base regions, and a gate electrode provided on the epitaxial layer with the intervention of an insulation film with ends thereof respectively opposed to surfaces of the two base regions. The drain region is arranged so that depletion layers respectively extending from boundaries between the drain region and the two base regions are connected to each other in an OFF state in a portion of the drain region located between the two base regions.Type: ApplicationFiled: April 11, 2006Publication date: February 26, 2009Applicant: ROHM CO., LTD.Inventor: Masaru Takaishi
-
Publication number: 20080265329Abstract: A semiconductor device which has a semiconductor body and a method for producing it. At the semiconductor body, a first electrode which is electrically connected to a first near-surface zone of the semiconductor body and a second electrode which is electrically connected to a second zone of the semiconductor body are arranged. A drift section is arranged between the first and the second electrode. In the drift section, a coupling structure is provided for at least one field plate arranged in the drift section. The coupling structure has a floating first area doped complementarily to the drift section and a second area arranged in the first area. The second area forms a locally limited punch-through effect or an ohmic contact to the drift section, and the field plate is electrically connected at least to the second area.Type: ApplicationFiled: April 30, 2008Publication date: October 30, 2008Applicant: INFINEON TECHNOLOGIES AUSTRIA AGInventors: Franz Hirler, Elmar Falck, Hans-Joachim Schulze
-
Publication number: 20080180160Abstract: A dual gate drain extension field effect transistor assembly comprises a first FET device having a source, a gate and a drain extension region. The first FET device's gate is electrically coupled to a constant voltage source. A second FET device has a source, a drain, and a gate, and the second FET's drain is electrically to the first FET's source.Type: ApplicationFiled: January 31, 2007Publication date: July 31, 2008Applicant: INFINEON TECHNOLOGIES AGInventor: Andreas Augustin
-
Publication number: 20080122008Abstract: A memory cell includes diffusion regions formed in a substrate. Each of the diffusion regions extends along a vertical direction in a layout view at a substrate level. A first gate electrode structure at a gate electrode level is generally dogleg shaped. The first gate electrode structure extends in an oblique direction, turns to a horizontal direction, extends over and crosses the diffusion regions in the horizontal direction. A first contact structure at a contact level is generally rectangular shaped in the layout view of the cell. The first contact structure electrically connects a first source/drain region of the first diffusion region to the first gate electrode structure and the first source/drain region of the second diffusion region. The first contact structure extends from the first source/drain region of the first diffusion region to the first source/drain region of the second diffusion region at the contact level.Type: ApplicationFiled: November 6, 2006Publication date: May 29, 2008Inventors: Uwe Paul Schroeder, Martin Ostermayr
-
Publication number: 20080061323Abstract: A wireless sensor chip suitable for the compact, high-sensitive, and low-cost examination apparatus for easily examining a biological material such as gene at low cost is provided. A sensor chip is formed on an SOI substrate, and an n type semiconductor layer on which a PMOS transistor is formed and a p type semiconductor layer on which an nMOS transistor is formed are isolated by a pn junction. Therefore, the p type semiconductor layer at the outermost portion (chip edge portion to be in contact with solution) is set to floating, and the maximum potential and the minimum potential of the chip are supplied to an n type semiconductor layer and a p type semiconductor layer inside the outermost portion, respectively. Also, the chip is covered with an ion impermeable insulating film for reducing the penetration of positive ions through the oxide layer.Type: ApplicationFiled: October 29, 2007Publication date: March 13, 2008Inventors: Yoshiaki Yazawa, Kazuki Watanabe, Masao Kamahori, Yukinori Kunimoto
-
Patent number: 7235829Abstract: A semiconductor integrated circuit device includes a semiconductor region of a first conductivity type. A first insulated-gate field effect transistor having a source/drain region of a second conductivity type connected to an output terminal is formed on the semiconductor region. Further, a semiconductor region of a second conductivity type connected to the gate of the transistor is formed adjacent to the source/drain region of the transistor on the semiconductor region.Type: GrantFiled: June 1, 2005Date of Patent: June 26, 2007Assignee: Kabushiki Kaisha ToshibaInventor: Makoto Takizawa
-
Patent number: 7224021Abstract: The present invention relates to an FET device having a conductive gate electrode with angled sidewalls. Specifically, the sidewalls of the FET device are offset from the vertical direction by an offset angle that is greater than about 0° and not more than about 45°. In such a manner, such conductive gate electrode has a top surface area that is smaller than its base surface area. Preferably, the FET device further comprises source/drain metal contacts that are also characterized by angled sidewalls, except that the offset angle of the source/drain metal contacts are arranged so that the top surface area of each metal contact is larger than its base surface area. The FET device of the present invention has significantly reduced gate to drain metal contact overlap capacitance, e.g., less than about 0.07 femtoFarads per micron of channel width, in comparison with conventional FET devices having straight-wall gate electrodes and metal contacts.Type: GrantFiled: September 9, 2005Date of Patent: May 29, 2007Assignee: International Business Machines CorporationInventors: Dureseti Chidambarrao, Lawrence A. Clevenger, Omer H. Dokumaci, Kaushik A. Kumar, Huilong Zhu