Pixel-elements With Integrated Switching, Control, Storage, Or Amplification Elements (epo) Patents (Class 257/E27.132)
-
Patent number: 8940574Abstract: A method includes forming a plurality of image sensors on a front side of a semiconductor substrate, and forming a dielectric layer on a backside of the semiconductor substrate. The dielectric layer is over the semiconductor substrate. The dielectric layer is patterned into a plurality of grid-filling regions, wherein each of the plurality of grid-filling regions overlaps one of the plurality of image sensors. A metal layer is formed on top surfaces and sidewalls of the plurality of grid-filling regions. The metal layer is etched to remove horizontal portions of the metal layer, wherein vertical portions of the metal layer remain after the step of etching to form a metal grid. A transparent material is filled into grid openings of the metal grid.Type: GrantFiled: April 17, 2012Date of Patent: January 27, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chih-Chien Wang, Chu-Wei Chang, Wang-Pen Mo, Hung-Chang Hsieh
-
Patent number: 8928053Abstract: An input/output device includes a display circuit which changes its display state in accordance with a display data signal; a plurality of photodetector circuits which generate optical data in accordance with illuminance of light entering the photodetector circuits; wherein the photodetector circuits each include X (a natural number of 2 or more) photoelectric conversion elements; X charge accumulation control transistors in which one of a source and a drain is electrically connected to a second current terminal of one photoelectric conversion element of the X photoelectric conversion elements, and one charge accumulation control signal of X charge accumulation control signals from the photodetector circuit control section is input to the gate; and an amplifying transistor in which a gate is electrically connected to one of the source and the drain of each of the X charge accumulation control transistors.Type: GrantFiled: August 25, 2011Date of Patent: January 6, 2015Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Yoshiyuki Kurokawa
-
Patent number: 8889461Abstract: A method includes performing a first epitaxy to grow a first epitaxy layer of a first conductivity type, and performing a second epitaxy to grow a second epitaxy layer of a second conductivity type opposite the first conductivity type over the first epitaxy layer. The first and the second epitaxy layers form a diode. The method further includes forming a gate dielectric over the first epitaxy layer, forming a gate electrode over the gate dielectric, and implanting a top portion of the first epitaxy layer and the second epitaxy layer to form a source/drain region adjacent to the gate dielectric.Type: GrantFiled: September 14, 2012Date of Patent: November 18, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shiu-Ko JangJian, Min Hao Hong, Kei-Wei Chen, Chih-Cherng Jeng
-
Patent number: 8890166Abstract: An object of the present invention is to provide a light-emitting device in which plural kinds of circuits are formed over the same substrate, and plural kinds of thin film transistors are provided in accordance with characteristics of the plural kinds of circuits. An inverted-coplanar thin film transistor, an oxide semiconductor layer of which overlaps with a source and drain electrode layers, and a channel-etched thin film transistor are used as a thin film transistor for a pixel and a thin film transistor for a driver circuit, respectively. Between the thin film transistor for a pixel and a light-emitting element, a color filter layer is provided so as to overlap with the light-emitting element which is electrically connected to the thin film transistor for a pixel.Type: GrantFiled: August 30, 2010Date of Patent: November 18, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Masayuki Sakakura, Yoshiaki Oikawa, Shunpei Yamazaki, Junichiro Sakata, Masashi Tsubuku, Kengo Akimoto, Miyuki Hosoba
-
Patent number: 8884348Abstract: According to one embodiment, a solid-state imaging device includes an area and color filters. The area includes pixels. Each of the pixels includes a first photodiode, a first read transistor, a second photodiode, a second read transistor, a floating diffusion, a reset transistor, and an amplifying transistor. The first photodiode performs photoelectric conversion. The first read transistor reads a signal charge. The second photodiode has a photosensitivity lower than the first photodiode. The second read transistor reads a signal charge. The floating diffusion stores the signal charges. The reset transistor resets a potential of the floating diffusion. The amplifying transistor amplifies the potential of the floating diffusion. The color filters include a first and a second filters. The relationship QSAT1>QSAT2 is satisfied. When a saturation level of the first filter is denoted by QSAT1 and a saturation level of the second filter is denoted by QSAT2.Type: GrantFiled: November 27, 2013Date of Patent: November 11, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Nagataka Tanaka
-
Patent number: 8878267Abstract: A purpose of the present invention is to provide a preferable separation structure of wells when a photoelectric conversion unit and a part of a peripheral circuit unit or a pixel circuit are separately formed on separate substrates and electrically connected to each other. To this end, a solid-state imaging device includes a plurality of pixels including a photoelectric conversion unit and a amplification transistor configured to amplify a signal generated by the photoelectric conversion unit; a first substrate on which a plurality of the photoelectric conversion units are disposed; and a second substrate on which a plurality of the amplification transistors are disposed. A well of a first conductivity type provided with a source region and a drain region of the amplification transistor is separated from a well, which is disposed adjacent to the well in at least one direction, of the first conductivity type provided with the source region and the drain region of the amplification transistor.Type: GrantFiled: June 27, 2011Date of Patent: November 4, 2014Assignee: Canon Kabushiki KaishaInventor: Fumihiro Inui
-
Patent number: 8859353Abstract: A p channel TFT of a driving circuit has a single drain structure and its n channel TFT, an LDD structure. A pixel TFT has the LDD structure. A pixel electrode disposed in a pixel unit is connected to the pixel TFT through a hole bored in at least a protective insulation film formed of an inorganic insulating material and formed above a gate electrode of the pixel TFT, and in an inter-layer insulation film disposed on the insulation film in close contact therewith. These process steps use 6 to 8 photo-masks.Type: GrantFiled: September 9, 2013Date of Patent: October 14, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Yasuyuki Arai, Jun Koyama
-
Patent number: 8860100Abstract: A solid-state imaging device includes: a first photodiode receiving light of a first color; a second photodiode that is arranged next to the first photodiode in a first direction and receives light of a second color; a third photodiode that is arranged next to the second photodiode in a second direction and receives light of the first color; a fourth photodiode that is arranged next to the third photodiode in the first direction and receives light of a third color; a first reset transistor for discharging a charge generated in the first photodiode and the second photodiode; and a second reset transistor for discharging a charge generated in the third photodiode and the fourth photodiode. The first photodiode and the third photodiode have a small difference in area.Type: GrantFiled: December 5, 2011Date of Patent: October 14, 2014Assignee: Seiko Epson CorporationInventor: Kazunobu Kuwazawa
-
Patent number: 8860121Abstract: A semiconductor memory device includes: a semiconductor substrate; a plurality of element isolation insulators disposed in parts of an upper layer portion of the semiconductor substrate and dividing the upper layer portion into a plurality of active areas extended in one direction; tunnel insulating films provided on the active areas: charge storage members provided on the tunnel insulating films; and control gate electrodes provided on the charge storage members. A width of a middle portion of one of the active areas in the up-to-down direction being smaller than a width of a portion of the active areas upper of the middle portion and a width of a portion of the active areas below the middle portion.Type: GrantFiled: March 17, 2010Date of Patent: October 14, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Yoshiko Kato, Mitsuhiro Noguchi, Hiroyuki Kutsukake
-
Patent number: 8853755Abstract: A pixel circuit of an image sensor includes a sense node for storing a charge transferred from one or more photodiodes, a source follower transistor having its gate coupled to the sense node and its source node coupled to an output line of the pixel circuit via a read transistor, wherein a body contact of the source follower transistor is connected to the output line.Type: GrantFiled: September 24, 2010Date of Patent: October 7, 2014Assignees: STMicroelectronics SA, STMicroelectronics (Crolles 2) SASInventors: Frédéric Barbier, François Roy
-
Patent number: 8835929Abstract: A pixel structure including a first thin film transistor (TFT), a second TFT and a storage capacitor is provided. The source electrode of the first TFT is connected to the gate electrode of the second TFT, and the semiconductor layer of the second TFT protrudes out two opposite side of the gate electrode of the second TFT. A thin film transistor including a gate electrode, a capacitance compensation structure, a semiconductor layer, a dielectric layer, a drain electrode and a source electrode is also provided. The capacitance compensation structure is electrically connected to the gate electrode. The semiconductor layer partially overlaps the gate electrode, and extends to overlap the capacitance compensation structure.Type: GrantFiled: April 7, 2013Date of Patent: September 16, 2014Assignee: AU Optronics Corp.Inventors: Peng-Bo Xi, Yu-Chi Chen
-
Patent number: 8836067Abstract: A transistor device and a manufacturing method thereof are provided. The transistor device includes a substrate, a first well, a second well, a shallow trench isolation (STI), a source, a drain and a gate. The first well is disposed in the substrate. The second well is disposed in the substrate. The STI is disposed in the second well. The STI has at least one floating diffusion island. The source is disposed in the first well. The drain is disposed in the second well. The electric type of the floating diffusion island is different from or the same with that of the drain. The gate is disposed above the first well and the second well, and partially overlaps the first well and the second well.Type: GrantFiled: June 18, 2012Date of Patent: September 16, 2014Assignee: United Microelectronics Corp.Inventors: Ming-Shun Hsu, Wen-Peng Hsu, Ke-Feng Lin, Min-Hsuan Tsai, Chih-Chung Wang
-
Patent number: 8829637Abstract: An image sensor includes front-side and backside photodetectors of a first conductivity type disposed in a substrate layer of the first conductivity type. A front-side pinning layer of a second conductivity type is connected to a first contact. The first contact receives a predetermined potential. A backside pinning layer of the second conductivity type is connected to a second contact. The second contact receives an adjustable and programmable potential.Type: GrantFiled: July 29, 2011Date of Patent: September 9, 2014Assignee: Semiconductor Components Industries, LLCInventors: John P. McCarten, Robert Michael Guidash
-
Patent number: 8829578Abstract: According to one embodiment, a solid-state imaging device includes a unit cell forming region in a pixel array of a semiconductor substrate, a pixel which is provided in the unit cell forming region and generates a signal charge based on a light signal, and an amplification transistor which is provided in the unit cell forming region and amplifies a potential associated with the signal charge transferred from the pixel to a floating diffusion. The amplification transistor includes a gate electrode having one or more first embedded portions embedded in one or more trenches in the semiconductor substrate through a first gate insulating film.Type: GrantFiled: September 18, 2012Date of Patent: September 9, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Motohiro Maeda
-
Patent number: 8772074Abstract: Provided are an organic light emitting display device and a method for manufacturing the same. The organic light emitting display device comprises a transistor on a substrate, a cathode on the transistor and connected to a source or a drain of the transistor, a bank layer on the cathode and having an opening, a metal buffer layer on the cathode, an organic light emitting layer on the metal buffer layer, and an anode on the organic light emitting layer.Type: GrantFiled: August 12, 2009Date of Patent: July 8, 2014Assignee: LG Display Co., Ltd.Inventors: Jaehee Park, Heeseok Yang, Howon Choi
-
Patent number: 8754457Abstract: An output terminal of a photoelectric conversion element included in the photoelectric conversion device is connected to a drain terminal and a gate terminal of a MOS transistor which is diode-connected, and a voltage Vout generated at the gate terminal of the MOS transistor is detected in accordance with a current Ip which is generated at the photoelectric conversion element. The voltage Vout generated at the gate terminal of the MOS transistor can be directly detected, so that the range of output can be widened than a method in which an output voltage is converted into a current by connecting a load resistor, and so on.Type: GrantFiled: February 22, 2012Date of Patent: June 17, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Makoto Yanagisawa, Atsushi Hirose
-
Patent number: 8710559Abstract: A solid-state imaging apparatus includes a transfer gate electrode formed on a semiconductor substrate; a photoelectric conversion unit including an electric charge storage area that is formed from a surface side of the semiconductor substrate in a depth direction, a transfer auxiliary area formed of a second conductive type impurity area that is formed in such a manner as to partially overlap the transfer gate electrode, and a dark current suppression area that is a first dark current suppression area formed in an upper layer of the transfer auxiliary and formed so as to have positional alignment in such a manner that the end portion of the transfer auxiliary area on the transfer gate electrode side is at the same position as the end portion of the transfer auxiliary area; and a signal processing circuit configured to process an output signal output from the solid-state imaging apparatus.Type: GrantFiled: June 20, 2012Date of Patent: April 29, 2014Assignee: Sony CorporationInventors: Mikiko Kobayashi, Sanghoon Ha
-
Patent number: 8674468Abstract: A method of fabricating an imaging array includes providing a single crystal silicon substrate and bonding the single crystal silicon substrate to an insulating substrate. One or more portions of an exposed surface of the single-crystal silicon substrate are removed to form a pattern of first areas having a first height measured from the insulating substrate and second areas having a second height measured from the insulating substrate. Photosensitive elements are formed on the first areas and readout elements are formed on the second areas. The single-crystal silicon substrate is treated by hydrogen implantation to form an internal separation boundary and a portion of the single-crystal silicon substrate is removed at the internal separation boundary to form the exposed surface.Type: GrantFiled: May 29, 2009Date of Patent: March 18, 2014Assignee: Carestream Health, Inc.Inventors: Timothy J. Tredwell, Jackson Lai
-
Patent number: 8669510Abstract: An imaging device may be formed in a semiconductor substrate including a matrix array of photosites extending in a first direction and a second direction. The imaging device may include a transfer module configured to transfer charge in the first direction and an extraction module configured to extract charge in the second direction.Type: GrantFiled: September 22, 2011Date of Patent: March 11, 2014Assignee: STMicroelectronics (Crolles 2) SASInventor: François Roy
-
Patent number: 8643064Abstract: A photodetector is described along with corresponding materials, systems, and methods. The photodetector comprises an integrated circuit and at least two optically sensitive layers. A first optically sensitive layer is over at least a portion of the integrated circuit, and a second optically sensitive layer is over the first optically sensitive layer. Each optically sensitive layer is interposed between two electrodes. The two electrodes include a respective first electrode and a respective second electrode. The integrated circuit selectively applies a bias to the electrodes and reads signals from the optically sensitive layers. The signal is related to the number of photons received by the respective optically sensitive layer.Type: GrantFiled: August 26, 2011Date of Patent: February 4, 2014Assignee: InVisage Technologies, Inc.Inventors: Hui Tian, Edward Sargent
-
Patent number: 8637800Abstract: An image sensor architecture provides an SNR in excess of 100 dB, without requiring the use of a mechanical shutter. The circuit components for an active pixel sensor array are separated and arranged vertically in at least two different layers in a hybrid chip structure. The top layer is preferably manufactured using a low-noise PMOS manufacturing process, and includes the photodiode and amplifier circuitry for each pixel. A bottom layer is preferably manufactured using a standard CMOS process, and includes the NMOS pixel circuit components and any digital circuitry required for signal processing. By forming the top layer in a PMOS process to optimized for forming low-noise pixels, the pixel performance can be greatly improved, compared to using CMOS. In addition, since the digital circuitry is now separated from the imaging circuitry, it can be formed using a standard CMOS process, which has been optimized for circuit speed and manufacturing cost.Type: GrantFiled: April 19, 2011Date of Patent: January 28, 2014Assignee: AltaSens, Inc.Inventor: Lester Kozlowski
-
Patent number: 8633486Abstract: Disclosed is a transistor structure including: a first thin film transistor including, a first gate electrode; a first insulating film which covers the first gate electrode; and a first semiconductor film formed on the first insulating film in a position corresponding to the first gate electrode; and a second thin film transistor including, a second semiconductor film formed on the first insulating film; a second insulating film which covers the second semiconductor film; and a second gate electrode formed in a position corresponding to a channel portion of the second semiconductor film on the second insulating film, wherein the first semiconductor film and the second semiconductor film include a first portion on the first insulating film side and a second portion on the opposite surface side, and one of the first portion or the second portion has a higher degree of crystallization of silicon compared to the other.Type: GrantFiled: July 8, 2011Date of Patent: January 21, 2014Assignee: Casio Computer Co., Ltd.Inventor: Kazuto Yamamoto
-
Patent number: 8629484Abstract: Disclosed herein is a solid-state imaging device including: a semiconductor region of a second conductivity type which is formed on a face side of a semiconductor substrate; a photoelectric conversion element which has an impurity region of a first conductivity type and which is operable to generate electric charge according to the amount of incident light and to accumulate the electric charge in the inside thereof; an electric-charge holding region which has an impurity region of the first conductivity type and in which the electric charge generated through photoelectric conversion by the photoelectric conversion element is held until read out; an intermediate transfer path through which only the electric charge generated by the photoelectric conversion element during an exposure period and being in excess of a predetermined electric charge amount is transferred into the electric-charge holding region; and an impurity layer.Type: GrantFiled: March 22, 2011Date of Patent: January 14, 2014Assignee: Sony CorporationInventors: Hiroyuki Ohri, Takashi Machida, Takahiro Kawamura, Yasunori Sogoh
-
Patent number: 8629524Abstract: A backside illuminated image sensor comprises a photodiode and a first transistor located in a first chip, wherein the first transistor is electrically coupled to the photodiode. The backside illuminated image sensor further comprises a second transistor formed in a second chip and a plurality of logic circuits formed in a third chip, wherein the second chip is stacked on the first chip and the third chip is stacked on the second chip. The logic circuit, the second transistor and the first transistor are coupled to each other through a plurality of boding pads and through vias.Type: GrantFiled: April 27, 2012Date of Patent: January 14, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tzu-Jui Wang, Szu-Ying Chen, Jen-Cheng Liu, Dun-Nian Yaung, Ping-Yin Liu, Lan-Lin Chao
-
Patent number: 8624309Abstract: A sensor includes a substrate, a floating diffusion node in the substrate, a photodiode in the substrate laterally spaced apart from the floating diffusion region and a transfer transistor coupling the photodiode and the floating diffusion region. The sensor further includes a photodiode control electrode disposed on the photodiode and configured to control a carrier distribution of the photodiode responsive to a control signal applied thereto. The floating diffusion region may have a first conductivity type, the photodiode may include a first semiconductor region of a second conductivity type disposed on a second semiconductor region of the first conductivity type, and the photodiode control electrode may be disposed on the first semiconductor region. The photodiode may be configured to receive incident light from a side of the substrate opposite the photodiode control electrode.Type: GrantFiled: March 7, 2011Date of Patent: January 7, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Yi-tae Kim, Jung-chak Ahn
-
Patent number: 8618589Abstract: A solid-state imaging device in which the potential of a signal line, which is obtained before a pixel has an operating period, is fixed to an intermediate potential between a first power-supply potential and a second power-supply potential.Type: GrantFiled: June 23, 2011Date of Patent: December 31, 2013Assignee: Sony CorporationInventors: Keiji Mabuchi, Toshifumi Wakano, Ken Koseki
-
Patent number: 8610186Abstract: According to one embodiment, a solid-state imaging device includes an area and color filters. The area includes pixels. Each of the pixels includes a first photodiode, a first read transistor, a second photodiode, a second read transistor, a floating diffusion, a reset transistor, and an amplifying transistor. The first photodiode performs photoelectric conversion. The first read transistor reads a signal charge. The second photodiode has a photosensitivity lower than the first photodiode. The second read transistor reads a signal charge. The floating diffusion stores the signal charges. The reset transistor resets a potential of the floating diffusion. The amplifying transistor amplifies the potential of the floating diffusion. The color filters include a first and a second filters. The relationship QSAT1 > QSAT2 is satisfied. When a saturation level of the first filter is denoted by QSAT1 and a saturation level of the second filter is denoted by QSAT2.Type: GrantFiled: September 16, 2010Date of Patent: December 17, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Nagataka Tanaka
-
Patent number: 8598570Abstract: An organic transistor array includes gate electrodes provided on a substrate, source and drain electrodes provided above or below the gate electrodes via a gate insulator layer, and an organic semiconductor layer opposing the gate electrodes via the gate insulator layer, and forming a channel region between mutually adjacent source and drain electrodes. The organic transistor array in a plan view is sectioned into sections each forming a single pixel, and each section has a closest packed structure.Type: GrantFiled: June 24, 2009Date of Patent: December 3, 2013Assignee: Ricoh Company, Ltd.Inventors: Keiichiro Yutani, Takumi Yamaga, Atsushi Onodera
-
Patent number: 8581255Abstract: A pixel structure includes a first electrode on a substrate, a first insulation layer covering the first electrode, a gate located on the first insulation layer, a second electrode located on the first insulation layer above the first electrode, a second insulation layer covering the gate and the second electrode, a semiconductor layer located on the second insulation layer above the gate, a source and a drain that are located on the semiconductor layer, a third electrode, a third insulation layer, and a pixel electrode. The third electrode is located on the second insulation layer above the second electrode and electrically connected to the first electrode. The third insulation layer covers the source, the drain, and the third electrode. The pixel electrode is located on the third insulation layer and electrically connected to the drain.Type: GrantFiled: February 23, 2012Date of Patent: November 12, 2013Assignee: Au Optronics CorporationInventors: Chuan-Sheng Wei, Chau-Shiang Huang, Wu-Liu Tsai, Chih-Hung Lin, Maw-Song Chen
-
Patent number: 8569759Abstract: An active device array substrate including a substrate, a plurality of pixels, a plurality of signal lines, and a repairing structure is provided. The substrate has a display region and a periphery region. The pixels are arranged on the display region of the substrate as an array. The signal lines are electrically connected to the pixels and are respectively extended from the display region to the periphery region. The repairing structure is disposed at the periphery region, and which includes a first repairing line, a second repairing line, an electrostatic discharge (ESD) releasing line, and an ESD protector. The first repairing line is intersected with one ends of the signal lines and is electrically floated. The ESD protector is connected between the second repairing line and the ESD releasing line, and the ESD protector is overlapped with and electrically insulated from the first repairing line.Type: GrantFiled: June 28, 2010Date of Patent: October 29, 2013Assignee: Au Optronics CorporationInventors: Wen-Chi Chuang, Chung-Hung Peng, Tung-Tsun Lin, Ya-Ling Kuo
-
Patent number: 8558286Abstract: A photodetector is described along with corresponding materials, systems, and methods. The photodetector comprises an integrated circuit and at least two optically sensitive layers. A first optically sensitive layer is over at least a portion of the integrated circuit, and a second optically sensitive layer is over the first optically sensitive layer. Each optically sensitive layer is interposed between two electrodes. The two electrodes include a respective first electrode and a respective second electrode. The integrated circuit selectively applies a bias to the electrodes and reads signals from the optically sensitive layers. The signal is related to the number of photons received by the respective optically sensitive layer.Type: GrantFiled: August 25, 2011Date of Patent: October 15, 2013Assignee: InVisage Technologies, Inc.Inventors: Hui Tian, Edward Sargent
-
Patent number: 8552481Abstract: An object of the present invention is to prevent a sensitivity difference between pixels. There are disposed plural unit cells each including plural photodiodes 101A and 101B, plural transfer MOSFETs 102A and 102B arranged corresponding to the plural photodiodes, respectively, and a common MOSFET 104 which amplifies and outputs signals read from the plural photodiodes. Each pair within the unit cell, composed of the photodiode and the transfer MOSFET provided corresponding to the photodiode, has translational symmetry with respect to one another. Within the unit cell, there are included a reset MOSFET and selecting MOSFET.Type: GrantFiled: November 17, 2009Date of Patent: October 8, 2013Assignee: Canon Kabushiki KaishaInventors: Hiroki Hiyama, Masanori Ogura, Seiichiro Sakai
-
Patent number: 8546810Abstract: A thin film transistor in which an effect of photo current is small and an On/Off ratio is high is provided. In a bottom-gate bottom-contact (coplanar) thin film transistor, a channel formation region overlaps with a gate electrode, a first impurity semiconductor layer is provided between the channel formation region and a second impurity semiconductor layer which is in contact with a wiring layer. A semiconductor layer which serves as the channel formation region and the first impurity semiconductor layer preferably overlap with each other in a region where they overlap with the gate electrode. The first impurity semiconductor layer and the second impurity semiconductor layer preferably overlap with each other in a region where they do not overlap with the gate electrode.Type: GrantFiled: May 27, 2010Date of Patent: October 1, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hidekazu Miyairi, Yasuhiro Jinbo, Hiromichi Godo, Takafumi Mizoguchi, Shinobu Furukawa
-
Patent number: 8546853Abstract: A photodetector is described along with corresponding materials, systems, and methods. The photodetector comprises an integrated circuit and at least two optically sensitive layers. A first optically sensitive layer is over at least a portion of the integrated circuit, and a second optically sensitive layer is over the first optically sensitive layer. Each optically sensitive layer is interposed between two electrodes. The two electrodes include a respective first electrode and a respective second electrode. The integrated circuit selectively applies a bias to the electrodes and reads signals from the optically sensitive layers. The signal is related to the number of photons received by the respective optically sensitive layer.Type: GrantFiled: August 12, 2011Date of Patent: October 1, 2013Assignee: InVisage Technologies, Inc.Inventors: Hui Tian, Edward Sargent
-
Patent number: 8530896Abstract: A p channel TFT of a driving circuit has a single drain structure and its n channel TFT, an LDD structure. A pixel TFT has the LDD structure. A pixel electrode disposed in a pixel unit is connected to the pixel TFT through a hole bored in at least a protective insulation film formed of an inorganic insulating material and formed above a gate electrode of the pixel TFT, and in an inter-layer insulation film disposed on the insulation film in close contact therewith. These process steps use 6 to 8 photo-masks.Type: GrantFiled: July 30, 2009Date of Patent: September 10, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Yasuyuki Arai, Jun Koyama
-
Patent number: 8530992Abstract: A photodetector is described along with corresponding materials, systems, and methods. The photodetector comprises an integrated circuit and at least two optically sensitive layers. A first optically sensitive layer is over at least a portion of the integrated circuit, and a second optically sensitive layer is over the first optically sensitive layer. Each optically sensitive layer is interposed between two electrodes. The two electrodes include a respective first electrode and a respective second electrode. The integrated circuit selectively applies a bias to the electrodes and reads signals from the optically sensitive layers. The signal is related to the number of photons received by the respective optically sensitive layer.Type: GrantFiled: August 25, 2011Date of Patent: September 10, 2013Assignee: InVisage Technologies, Inc.Inventors: Hui Tian, Edward Sargent
-
Patent number: 8530993Abstract: A photodetector is described along with corresponding materials, systems, and methods. The photodetector comprises an integrated circuit and at least two optically sensitive layers. A first optically sensitive layer is over at least a portion of the integrated circuit, and a second optically sensitive layer is over the first optically sensitive layer. Each optically sensitive layer is interposed between two electrodes. The two electrodes include a respective first electrode and a respective second electrode. The integrated circuit selectively applies a bias to the electrodes and reads signals from the optically sensitive layers. The signal is related to the number of photons received by the respective optically sensitive layer.Type: GrantFiled: August 26, 2011Date of Patent: September 10, 2013Assignee: InVisage Technologies, Inc.Inventors: Hui Tian, Edward Sargent
-
Patent number: 8530940Abstract: A photodetector is described along with corresponding materials, systems, and methods. The photodetector comprises an integrated circuit and at least two optically sensitive layers. A first optically sensitive layer is over at least a portion of the integrated circuit, and a second optically sensitive layer is over the first optically sensitive layer. Each optically sensitive layer is interposed between two electrodes. The two electrodes include a respective first electrode and a respective second electrode. The integrated circuit selectively applies a bias to the electrodes and reads signals from the optically sensitive layers. The signal is related to the number of photons received by the respective optically sensitive layer.Type: GrantFiled: August 24, 2011Date of Patent: September 10, 2013Assignee: InVisage Technologies, Inc.Inventors: Hui Tian, Edward Sargent
-
Patent number: 8530989Abstract: A solid-state imaging apparatus comprising a plurality of pixels each including a photoelectric conversion element, and a light shielding layer which covers the photoelectric conversion element is provided. The light shielding layer comprises a first light shielding portion which covers at least part of a region between the photoelectric conversion elements that are adjacent to each other, and a second light shielding portion for partially shielding light incident on the photoelectric conversion element of each of the plurality of pixels. An aperture is provided for the light shielding layer, the remaining component of the incident light passing through the aperture. A shape of the aperture includes a cruciform portion including a portion extending in a first direction and a portion extending in a second direction that intersects the first direction.Type: GrantFiled: June 10, 2011Date of Patent: September 10, 2013Assignee: Canon Kabushiki KaishaInventors: Shin Kikuchi, Yuichiro Yamashita, Masaru Fujimura, Shoji Kono, Yu Arishima, Shinichiro Shimizu
-
Patent number: 8530991Abstract: A photodetector is described along with corresponding materials, systems, and methods. The photodetector comprises an integrated circuit and at least two optically sensitive layers. A first optically sensitive layer is over at least a portion of the integrated circuit, and a second optically sensitive layer is over the first optically sensitive layer. Each optically sensitive layer is interposed between two electrodes. The two electrodes include a respective first electrode and a respective second electrode. The integrated circuit selectively applies a bias to the electrodes and reads signals from the optically sensitive layers. The signal is related to the number of photons received by the respective optically sensitive layer.Type: GrantFiled: August 24, 2011Date of Patent: September 10, 2013Assignee: InVisage Technologies, Inc.Inventors: Hui Tian, Edward Sargent
-
Patent number: 8525287Abstract: A photodetector is described along with corresponding materials, systems, and methods. The photodetector comprises an integrated circuit and at least two optically sensitive layers. A first optically sensitive layer is over at least a portion of the integrated circuit, and a second optically sensitive layer is over the first optically sensitive layer. Each optically sensitive layer is interposed between two electrodes. The two electrodes include a respective first electrode and a respective second electrode. The integrated circuit selectively applies a bias to the electrodes and reads signals from the optically sensitive layers. The signal is related to the number of photons received by the respective optically sensitive layer.Type: GrantFiled: August 24, 2011Date of Patent: September 3, 2013Assignee: InVisage Technologies, Inc.Inventors: Hui Tian, Edward Sargent
-
Patent number: 8513665Abstract: A display device in which various embodiments can prevent a vertically-striped blur is disclosed. In one aspect, the display device includes first gate lines, second gate lines, data lines, dummy data lines, and a plurality of pixels. The first and second gate lines are extended in a first direction. The data lines and the dummy data lines are extended in a second direction intersecting the first direction. The pixels are defined by the intersection of a first gate line of the first gate lines and a first data line of the data lines.Type: GrantFiled: June 14, 2011Date of Patent: August 20, 2013Assignee: Samsung Display Co., Ltd.Inventor: Ji Ryun Park
-
Patent number: 8513710Abstract: In realizing an entire-screen simultaneous shutter function using a solid-state imaging device having a device structure as a CMOS solid-state imaging device, the restriction undergone by exposure time is relieved to secure a sufficient exposure time with swift operation. Separately from a transfer Tr for transferring a signal charge of a buried-type PD to an FD, a drain Tr is provided to exclude a signal charge of the buried PD. Both a channel potential on the drain transistor when turned on and a channel potential on the transfer transistor when turned on are set higher than a depleting potential for the PD. This makes it possible to completely transfer the signal charge of the PD by both the transfer Tr and the drain Tr. In the operation to sequentially read out a signal charge from the FD on a pixel-row basis, PD exposure operation is started in a course of reading out the same.Type: GrantFiled: October 14, 2003Date of Patent: August 20, 2013Assignee: Sony CorporationInventor: Keiji Mabuchi
-
Patent number: 8513758Abstract: A photodetector is described along with corresponding materials, systems, and methods. The photodetector comprises an integrated circuit and at least two optically sensitive layers. A first optically sensitive layer is over at least a portion of the integrated circuit, and a second optically sensitive layer is over the first optically sensitive layer. Each optically sensitive layer is interposed between two electrodes. The two electrodes include a respective first electrode and a respective second electrode. The integrated circuit selectively applies a bias to the electrodes and reads signals from the optically sensitive layers. The signal is related to the number of photons received by the respective optically sensitive layer.Type: GrantFiled: August 22, 2011Date of Patent: August 20, 2013Assignee: InVisage Technologies, Inc.Inventors: Hui Tian, Edward Sargent
-
Patent number: 8507961Abstract: A solid-state imaging device has improved operating characteristics including a greater withstand voltage and a decrease in the operational noise for the transistors of the device. The solid-state imaging device includes at least a photoelectric converting portion and a plurality of field effect transistors, preferably a thickness of a gate insulating film for the readout and amplifier transistors are different than gate thicknesses of other transistors.Type: GrantFiled: March 2, 2006Date of Patent: August 13, 2013Assignee: Sony CorporationInventors: Noriko Takagi, Hiroyuki Mori
-
Patent number: 8487349Abstract: The invention describes in detail the structure of a CMOS image sensor pixel that senses color of impinging light without having absorbing filters placed on its surface. The color sensing is accomplished by having a vertical stack of three-charge detection nodes placed in the silicon bulk, which collect electrons depending on the depth of their generation. The small charge detection node capacitance and thus high sensitivity with low noise is achieved by using fully depleted, potential well forming, buried layers instead of undepleted junction electrodes. Two embodiments of contacting the buried layers without substantially increasing the node capacitances are presented.Type: GrantFiled: April 24, 2009Date of Patent: July 16, 2013Assignee: Foveon, Inc.Inventors: Jaroslav Hynecek, Richard B. Merrill, Russel A. Martin
-
Patent number: 8482093Abstract: A photodetector is described along with corresponding materials, systems, and methods. The photodetector comprises an integrated circuit and at least two optically sensitive layers. A first optically sensitive layer is over at least a portion of the integrated circuit, and a second optically sensitive layer is over the first optically sensitive layer. Each optically sensitive layer is interposed between two electrodes. The two electrodes include a respective first electrode and a respective second electrode. The integrated circuit selectively applies a bias to the electrodes and reads signals from the optically sensitive layers. The signal is related to the number of photons received by the respective optically sensitive layer.Type: GrantFiled: August 24, 2011Date of Patent: July 9, 2013Assignee: InVisage Technologies, Inc.Inventors: Hui Tian, Edward Sargent
-
Patent number: 8476727Abstract: A photodetector is described along with corresponding materials, systems, and methods. The photodetector comprises an integrated circuit and at least two optically sensitive layers. A first optically sensitive layer is over at least a portion of the integrated circuit, and a second optically sensitive layer is over the first optically sensitive layer. Each optically sensitive layer is interposed between two electrodes. The two electrodes include a respective first electrode and a respective second electrode. The integrated circuit selectively applies a bias to the electrodes and reads signals from the optically sensitive layers. The signal is related to the number of photons received by the respective optically sensitive layer.Type: GrantFiled: August 26, 2011Date of Patent: July 2, 2013Assignee: InVisage Technologies, Inc.Inventors: Hui Tian, Edward Sargent
-
Patent number: 8471254Abstract: A laminate structure and method of manufacture, such as a processed silicon wafer with an overlying layer or cover, includes a first layer or substrate which has a generally-planar region and a peripheral contoured region with falloff from a planar region of the first layer, and a second layer which overlies the first layer and is spaced from the planar region of the first layer a uniform distance by a plurality of uniform spacers, and peripheral spacers located in the peripheral contoured region which extend from the first layer to the second layer to maintain the second layer in the same plane as it extends over the falloff of the peripheral contoured region of the first layer to increase the useable area of the laminate structure. Spherical, deformable and fixed dimension spacers are used.Type: GrantFiled: December 27, 2005Date of Patent: June 25, 2013Assignee: Hana Microdisplay Technologies, Inc.Inventor: Dean Eshleman
-
Patent number: RE44482Abstract: A lock in pinned photodiode photodetector includes a plurality of output ports which are sequentially enabled. Each time when the output port is enabled is considered to be a different bin of time. A specified pattern is sent, and the output bins are investigated to look for that pattern. The time when the pattern is received indicates the time of flight A CMOS active pixel image sensor includes a plurality of pinned photodiode photodetectors that use a common output transistor. In one configuration, the charge from two or more pinned photodiodes may be binned together and applied to the gate of an output transistor.Type: GrantFiled: January 5, 2012Date of Patent: September 10, 2013Assignee: Round Rock Research, LLCInventors: Vladimir Berezin, Alexander I. Krymski, Eric R. Fossum