Characterized By Shape Of Semiconductor Body (epo) Patents (Class 257/E29.022)
E Subclasses
-
Publication number: 20120068155Abstract: In a semiconductor device 100, it is possible to prevent C from piling up at a boundary face between an epitaxial layer 22 and a group III nitride semiconductor substrate 10 by the presence of 30×1010 pieces/cm2 to 2000×1010 pieces/cm2 of sulfide in terms of S and 2 at % to 20 at % of oxide in terms of O in a surface layer 12 with a front surface 10a having a specific plane orientation. Accordingly, a high-resistivity layer is prevented from being formed at the boundary face between the epitaxial layer 22 and the group III nitride semiconductor substrate 10. Consequently, it is possible to improve the emission intensity of the semiconductor device 100.Type: ApplicationFiled: October 26, 2011Publication date: March 22, 2012Applicant: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventor: Keiji ISHIBASHI
-
Publication number: 20120061805Abstract: The present invention provides a dicing die bond film in which peeling electrification hardly occurs and which has good tackiness and workability. The dicing die bond film of the present invention is a dicing die bond film including a dicing film and a thermosetting type die bond film provided thereon, wherein the thermosetting type die bond film contains conductive particles, the volume resistivity of the thermosetting type die bond film is 1×10?6 ?·cm or more and 1×10?3 ?·cm or less, and the tensile storage modulus of the thermosetting type die bond film at ?20° C. before thermal curing is 0.1 to 10 GPa.Type: ApplicationFiled: September 8, 2011Publication date: March 15, 2012Inventors: Yasuhiro AMANO, Miki MORITA, Yuta KIMURA
-
Publication number: 20120056309Abstract: A semiconductor device which is capable of reducing a heat-induced loss includes a substrate and a circuit element disposed on the substrate. The substrate is of a rectangular shape with beveled surfaces on four corners thereof.Type: ApplicationFiled: August 23, 2011Publication date: March 8, 2012Applicant: DISCO CORPORATIONInventor: Youngsuk Kim
-
Publication number: 20120056306Abstract: A multi-stack semiconductor device comprises: a substrate; a first conductive layer, a first group of the semiconductor material layers and a second group of the semiconductor material layers. The first conductive layer is formed on the substrate scribed by laser on the bottom of the first conductive layer to form a plurality of the first scribe lines. The first group of the semiconductor material layers is formed on the first conductive layer, and the second group of the semiconductor material layers is formed on the first group of the semiconductor material layers. The first group of the semiconductor material layers and the second group of the semiconductor material layers are simultaneously scribed by laser on bottom of the first group of the semiconductor material layers to form a plurality of the second scribe lines. Each second scribe line is comprised of a plurality of the second pores.Type: ApplicationFiled: September 2, 2011Publication date: March 8, 2012Inventors: Chang-Shiang YANG, Ke-Hsuan Liu, Chih-hsien Chien
-
Publication number: 20120056307Abstract: Provided is an epitaxial silicon wafer in which the warping is reduced by rendering a cross-sectional form of a silicon wafer for epitaxial growth into an adequate form as compared with the conventional one. An epitaxial silicon wafer comprising a silicon wafer for epitaxial growth and an epitaxial layer is characterized in that the epitaxial layer is formed on a silicon wafer for epitaxial growth having a cross-sectional form satisfying a relation of a given expression.Type: ApplicationFiled: November 10, 2011Publication date: March 8, 2012Applicant: SUMCO CORPORATIONInventors: Takayuki Kihara, Kazushige Takaishi, Yasuyuki Hashimoto
-
Patent number: 8120073Abstract: A trigate device having an extended metal gate electrode comprises a semiconductor body having a top surface and opposing sidewalls formed on a substrate, an isolation layer formed on the substrate and around the semiconductor body, wherein a portion of the semiconductor body remains exposed above the isolation layer, and a gate stack formed on the top surface and opposing sidewalls of the semiconductor body, wherein the gate stack extends a depth into the isolation layer, thereby causing a bottom surface of the gate stack to be below a top surface of the isolation layer.Type: GrantFiled: December 31, 2008Date of Patent: February 21, 2012Assignee: Intel CorporationInventors: Titash Rakshit, Stephen M. Cea, Jack T Kavalieros, Ravi Pillarisetty
-
Publication number: 20120038032Abstract: The rollable device of the invention comprises a substrate of an insulating material with apertures extending from a first to a second side. On the first side switching elements are present, as well as interconnect lines and the like, covered by a coating of organic material. On the second side a functional layer is present. Examples of such functional layers include capacitors, antennas and particularly electro-optical layers. Thus, with a rollable display that may include an antenna and a driver circuit is obtained.Type: ApplicationFiled: October 24, 2011Publication date: February 16, 2012Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V.Inventors: Ronald Dekker, Theodorus Martinus Michielsen
-
Patent number: 8115255Abstract: A method for manufacturing a semiconductor device comprises including a insulating pattern and a silicon film over a SOI substrate, thereby increasing a reduced volume of a floating body after forming a floating body fin transistor so as to secure a data storage space. The method comprises: forming a insulating pattern and a first silicon film over an upper silicon film of a SOI substrate; and forming a fin structure in the first silicon film.Type: GrantFiled: June 30, 2009Date of Patent: February 14, 2012Assignee: Hynix Semiconductor, Inc.Inventors: Joong Sik Kim, Sung Woong Chung
-
Publication number: 20120018849Abstract: In a CSP type semiconductor device, the invention prevents a second wiring from forming a protruding portion toward a dicing line at the time of forming the second wiring that is connected to the back surface of a first wiring formed near a side surface portion of a semiconductor die on the front surface and extends onto the back surface of the semiconductor die over a step portion in a window that is formed from the back surface side of the semiconductor die so as to expose the back surface of the first wiring. A glass substrate is bonded on a semiconductor substrate on which a first wiring is formed on the front surface near a dicing line with a resin as an adhesive being interposed therebetween. The semiconductor substrate is then etched from the back surface to form a window having inclined sidewalls with the dicing line as a center.Type: ApplicationFiled: July 19, 2011Publication date: January 26, 2012Applicant: ON Semiconductor Trading, Ltd.Inventors: Kazuyuki SUTO, Hiroaki Tomita
-
Publication number: 20120018853Abstract: A method for photoelectrochemical (PEC) etching of a p-type semiconductor layer simply and efficiently, by providing a driving force for holes to move towards a surface of a p-type cap layer to be etched, wherein the p-type cap layer is on a heterostructure and the heterostructure provides the driving force from an internal bias generated internally in the heterostructure; generating electron-hole pairs in a separate area of the heterostructure than the surface to be etched; and using an etchant solution to etch the surface of the p-type layer.Type: ApplicationFiled: September 28, 2011Publication date: January 26, 2012Applicant: THE REGENTS OF THE UNIVERSITY OF CALIFORNIAInventors: ADELE TAMBOLI, EVELYN LYNN HU, MATHEW C. SCHMIDT, SHUJI NAKAMURA, STEVEN P. DENBAARS
-
Publication number: 20120001303Abstract: A semiconductor structure includes a Si substrate, a supporting layer and a blocking layer formed on the substrate and an epitaxy layer formed on the supporting layer. The supporting layer defines a plurality of grooves therein to receive the blocking layer. The epitaxy layer is grown from the supporting layer. A plurality of slots is defined in the epitaxy layer and over the blocking layer. The epitaxy layer includes an N-type semiconductor layer, a light-emitting layer and a P-type semiconductor layer. A method for manufacturing the semiconductor structure is also disclosed.Type: ApplicationFiled: December 21, 2010Publication date: January 5, 2012Applicant: ADVANCED OPTOELECTRONIC TECHNOLOGY, INC.Inventors: SHIH-CHENG HUANG, PO-MIN TU, SHUN-KUEI YANG, CHIA-HUNG HUANG
-
Publication number: 20110298098Abstract: A fin for a finFET is described. The fin is a portion of a layer of material, where, another portion of the layer of material resides on a sidewall.Type: ApplicationFiled: August 18, 2011Publication date: December 8, 2011Inventor: Peter L. D. Chang
-
Publication number: 20110284995Abstract: Micromechanical membranes suitable for formation of mechanical resonating structures are described, as well as methods for making such membranes. The membranes may be formed by forming cavities in a substrate, and in some instances may be oxidized to provide desired mechanical properties. Mechanical resonating structures may be formed from the membrane and oxide structures.Type: ApplicationFiled: May 20, 2011Publication date: November 24, 2011Applicant: Sand9, Inc.Inventors: Jan H. Kuypers, Andrew Sparks, Klaus Juergen Schoepf, Reimund Rebel
-
Publication number: 20110278533Abstract: A method of forming a nanoporous film is disclosed. The method comprises forming a coating solution including clusters, surfactant molecules, a solvent, and one of an acid catalyst and a base catalyst. The clusters comprise inorganic groups. The method further comprises aging the coating solution for a time period to select a predetermined phase that will self-assemble and applying the coating solution on a substrate. The method further comprises evaporating the solvent from the coating solution and removing the surfactant molecules to yield the nanoporous film.Type: ApplicationFiled: November 1, 2007Publication date: November 17, 2011Applicant: PURDUE RESEARCH FOUNDATIONInventors: HUGH W. HILLHOUSE, Vikrant N. Urade, Ta-Chen Wei, Michael P. Tate
-
Publication number: 20110278537Abstract: A semiconductor epitaxial structure includes a substrate; a semiconductor epitaxial stack layers formed on the substrate; and a plurality of semiconductor buffer layers deposited between the substrate and the semiconductor epitaxial layer with a gradually varied composition along one direction; wherein more than one of the semiconductor buffer layers have a patterned surface.Type: ApplicationFiled: May 9, 2011Publication date: November 17, 2011Inventors: Shih-Chang Lee, Rong-Ren Lee
-
Publication number: 20110266615Abstract: A semiconductor structure may include, but is not limited to: a semiconductor substrate; a first semiconductor structure extending upwardly over the semiconductor substrate; and a second semiconductor structure extending upwardly over the semiconductor substrate, the first and second semiconductor structures being aligned in a first <100> direction.Type: ApplicationFiled: November 3, 2010Publication date: November 3, 2011Applicant: ELPIDA MEMORY, INCInventors: Kiyonori OYU, Kazuhiro NOJIMA
-
Publication number: 20110260296Abstract: A semiconductor wafer (12) with a thinned central portion (2) has a first side (3) and a second side (4) and at least one reinforcement structure for increasing the radial bending resistance of the semiconductor wafer (12). The reinforcement structure provides at least one passage (10) for a fluid flow between an inner face (9) of said one reinforcement structure towards an outer face (8) of the reinforcement structure. The passages (10) are manufactured in a z-direction coming from above the semiconductor wafer (12) in a direction which is essentially perpendicular to the surface, e.g. to the first side (3), of the semiconductor wafer (12).Type: ApplicationFiled: November 23, 2009Publication date: October 27, 2011Inventors: Florian Bieck, Carolinda Sukmadevi Asfhandy, Sven-Manfred Spiller
-
Publication number: 20110248385Abstract: A method for patterning a material during fabrication of a semiconductor device provides for the selective formation of either asymmetrical features or symmetrical features using a symmetrical photomask, depending on which process flow is chosen. The resulting features which are fabricated use spacers formed around a patterned material. If one particular etch is used to remove a base material, symmetrical features result. If two particular etches are used to remove the base material, asymmetrical features remain.Type: ApplicationFiled: June 17, 2011Publication date: October 13, 2011Applicant: Micron Technology, Inc.Inventors: Hongbin Zhu, Jeremy Madsen
-
Publication number: 20110248386Abstract: The method for forming wavelike coherent nanostructures by irradiating a surface of a material by a homogeneous flow of ions is disclosed. The rate of coherency is increased by applying preliminary preprocessing steps.Type: ApplicationFiled: June 20, 2011Publication date: October 13, 2011Applicant: Wostec, Inc.Inventors: Valery K. Smirnov, Dmitry S. Kibalov
-
Publication number: 20110241174Abstract: Provided is a semiconductor device manufacturing method wherein the following steps are performed; a step of forming at least a part of an element on a base body layer, a step of forming a peeling layer, a step of forming a planarizing film; a step of forming a die by separating the base body layer at a separating region; a step of bonding the die to a substrate by bonding the die on the planarizing film; and a step of peeling and removing a part of the base body layer along the peeling layer. Prior to the step of forming the die, a step of forming a groove opened on the surface of the planarizing film such that at least a part of the separating region is included on the bottom surface of the groove, and forming the die such that the die has a polygonal outer shape wherein all the internal angles are obtuse by forming the groove is performed.Type: ApplicationFiled: August 21, 2009Publication date: October 6, 2011Applicant: SHARP KABUSHIKI KAISHAInventors: Michiko Takei, Yasumori Fukushima, Kazuhide Tomiyasu, Shin Matsumoto, Kazuo Nakagawa, Yutaka Takafuji
-
Publication number: 20110241181Abstract: A semiconductor device includes a first cap wafer having a first opening extending through the first cap wafer, and a second cap wafer bonded to the first cap wafer, wherein the second cap wafer has a second opening extending through the second cap wafer, and wherein the first opening is misaligned with respect to the second opening. The second cap wafer is bonded to a device wafer, wherein a cavity is formed between the device wafer and the second cap wafer, and wherein the device wafer comprises at least one semiconductor device in the cavity. A vacuum sealing layer is formed over the first cap wafer, wherein the sealing layer vacuum seals the first opening.Type: ApplicationFiled: June 14, 2011Publication date: October 6, 2011Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: SCOTT M. HAYES, DWIGHT L. DANIELS
-
Publication number: 20110233733Abstract: The invention relates to a release substrate produced from semiconductor materials, and which includes a first substrate release layer having a surface in contact with a connecting layer, and a second substrate release layer having a surface in contact with the connecting layer opposite the first substrate release layer so that the connecting layer is located between the first substrate release layer and second substrate release layer; and a concentrated zone of solid nanoparticles located within the connecting layer to maintain the bonding energy of the reversible connection substantially constant even when the substrate is exposed to heat treatment while also facilitating breaking of the connecting layer by mechanical action.Type: ApplicationFiled: June 2, 2011Publication date: September 29, 2011Inventors: Olivier Rayssac, Pierre Rayssac, Gisèle Rayssac, Takeshi Akatsu
-
Publication number: 20110227202Abstract: A silicon wafer and fabrication method thereof are provided. The silicon wafer includes a first denuded zone formed with a predetermined depth from a top surface of the silicon wafer, the first denuded zone being formed with a depth ranging from approximately 20 ?m to approximately 80 ?m from the top surface, and a bulk area formed between the first denuded zone and a backside of the silicon wafer, the bulk area having a concentration of oxygen uniformly distributed within a variation of 10% over the bulk area.Type: ApplicationFiled: June 1, 2011Publication date: September 22, 2011Applicant: MAGNACHIP SEMICONDUCTOR, LTD.Inventor: Jung-Goo Park
-
Patent number: 8022427Abstract: A nitride-based semiconductor device includes a substrate, a first step portion formed on a main surface side of a first side end surface of the substrate, a second step portion formed on the main surface side of a second side end surface substantially parallel to the first side end surface on an opposite side of the first side end surface and a nitride-based semiconductor layer whose first side surface is a (000-1) plane starting from a first side wall of the first step portion and a second side surface starting from a second side wall of the second step portion on the main surface.Type: GrantFiled: April 24, 2009Date of Patent: September 20, 2011Assignee: Sanyoelectric Co., Ltd.Inventors: Yasuto Miyake, Ryoji Hiroyama, Masayuki Hata, Yasumitsu Kuno
-
Publication number: 20110215416Abstract: Nicotinamide and/or a compound which is chemically combined with nicotinamide may be used as a carbon nanotube (“CNT”) n-doping material. CNTs n-doped with the CNT n-doping material may have long-lasting doping stability in the air without de-doping. Further, CNT n-doping state may be easily controlled when using the CNT n-doping material. The CNT n-doping material and/or CNTs n-doped with the CNT n-doping material may be used for various applications.Type: ApplicationFiled: May 18, 2011Publication date: September 8, 2011Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jaeyoung CHOI, Hyeon Jin SHIN, Seonmi YOON, Boram KANG, Young Hee LEE, Un Jeong KIM
-
Publication number: 20110215441Abstract: The present invention provides silicon nanostructures and their producing method. By employing a metal-assisted chemical etching method, the bottom of the produced silicon nanostructures, connected to the silicon substrate, is porous and side etched, such that the silicon nanostructures can be easily transferred to a hetero-substrate by a physical manner.Type: ApplicationFiled: May 28, 2010Publication date: September 8, 2011Applicant: NATIONAL TAIWAN UNIVERSITYInventors: CHING-FUH LIN, SHU-JIA SYU
-
Publication number: 20110204488Abstract: A method of manufacturing a semiconductor device includes preparing a semiconductor wafer including a silicon substrate and a laminate having a compound semiconductor layer; etching and removing a part of the laminate in a thickness direction to form trench regions in a grid, each trench region including a plurality of stripe grooves extending in parallel to each other; filling the groove with a material having a lower hardness than the compound semiconductor layer to form a buried region; and dividing the semiconductor wafer into a plurality of chips by dicing using a blade at a dicing line which is defined within the trench region and includes a plurality of the buried regions.Type: ApplicationFiled: February 9, 2011Publication date: August 25, 2011Applicant: Sanken Electric Co., Ltd.Inventors: Hironori ITOU, Akio Iwabuchi
-
Publication number: 20110204328Abstract: A symmetrical quantum well active layer provides enhanced internal quantum efficiency. The quantum well active layer includes an inner (central) layer and a pair of outer layers sandwiching the inner layer. The inner and outer layers have different thicknesses and bandgap characteristics. The outer layers are relatively thick and include a relatively low bandgap material, such as InGaN. The inner layer has a relatively lower bandgap material and is sufficiently thin to act as a quantum well delta layer, e.g., comprising approximately 6 ? or less of InN. Such a quantum well structure advantageously extends the emission wavelength into the yellow/red spectral regime, and enhances spontaneous emission. The multi-layer quantum well active layer is sandwiched by barrier layers of high bandgap materials, such as GaN.Type: ApplicationFiled: December 15, 2010Publication date: August 25, 2011Applicant: Lehigh UniversityInventors: Nelson Tansu, Hongping Zhao, Guangyu Liu, Gensheng Huang
-
Publication number: 20110198559Abstract: A method is provided for growth of carbon nanotube (CNT) synthesis at a low temperature. The method includes preparing a catalyst by placing the catalyst between two metal layers of high chemical potential on a substrate, depositing such placed catalyst on a surface of a wafer, and reactivating the catalyst in a high vacuum at a room temperature in a catalyst preparation chamber to prevent a deactivation of the catalyst. The method also includes growing carbon nanotubes on the substrate in the high vacuum in a CNT growth chamber after preparing the catalyst.Type: ApplicationFiled: April 25, 2011Publication date: August 18, 2011Applicant: STMICROELECTRONICS ASIA PACIFIC PTE LTDInventors: Shanzhong Wang, Mui Hoon Nai, Zhonglin Miao
-
Publication number: 20110198734Abstract: A method of forming a graded trench for a shallow trench isolation region is provided. The method includes providing a semiconductor substrate with a substrate region. The method further includes forming a pad oxide layer overlying the substrate region. Additionally, the method includes forming an etch stop layer overlying the pad oxide layer. The method further includes patterning the etch stop layer and the pad oxide layer to expose a portion of the substrate region. In addition, the method includes forming a trench within an exposed portion of the substrate region, the trench having sidewalls and a bottom and a first depth. The method additionally includes forming a dielectric layer overlying the trench sidewalls, the trench bottom, and mesa regions adjacent to the trench. The method further includes removing a first portion of the dielectric layer from the trench bottom to expose the substrate region with a second portion of the dielectric layer remaining on the sidewalls of the trench.Type: ApplicationFiled: April 27, 2011Publication date: August 18, 2011Applicant: Semiconductor Manufacturing International (Shanghai) CorporationInventor: Ting Cheong Ang
-
Publication number: 20110198735Abstract: Assembly of at least one microelectronic chip with a wire element, the chip comprising a groove for embedment of the wire element. The wire element is a strand with a longitudinal axis substantially parallel to the axis of the groove, comprising at least two electrically conducting wires covered with insulator. The chip comprises at least one electrically conducting bump in the groove, this bump being in electric contact with a stripped area of a single one of the electrically conducting wires of the strand.Type: ApplicationFiled: October 21, 2009Publication date: August 18, 2011Applicant: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Jean Brun, Sophie Verrun, Dominique Vicard
-
Publication number: 20110193183Abstract: A method of fabricating a sensor comprising a nanowire on a support substrate with a first semiconductor layer arranged on the support substrate is disclosed. The method comprises forming a fin structure from the first semiconductor layer, the fin structure comprising at least two supporting portions and a fin portion arranged there between; oxidizing at least the fin portion of the fin structure thereby forming the nanowire being surrounded by a first layer of oxide; and forming an insulating layer above the supporting portions; wherein the supporting portions and the first insulating layer form a microfluidic channel. A nanowire sensor is also disclosed.Type: ApplicationFiled: August 11, 2006Publication date: August 11, 2011Applicant: AGENCY FOR SCIENCE, TECHNOLOGY AND RESEARCHInventors: Ajay Agarwal, Navab Singh, Rakesh Kumar, Ieng Kin Lao, Narayanan Balasubramanian
-
Publication number: 20110193052Abstract: Provided are three-dimensional (3D) nanodevices including 3D nanostructures. The 3D nanodevice includes at least one nanostructure, each nanostructure including an oscillation portion floating over a substrate and support portions for supporting both lengthwise end portions of the oscillation portion, supports disposed on the substrate to support the support portions of each of the nanostructures, at least one controller disposed at an upper portion of the substrate, a lower portion of the substrate, or both the upper and lower portions of the substrate to control each of the nanostructures, and a sensing unit disposed on each of the oscillation portions to sense an externally supplied adsorption material. Thus, unlike in a typical planar device, generation of impurities between a nanodevice and a substrate can be reduced, and mechanical vibration can be caused.Type: ApplicationFiled: May 19, 2008Publication date: August 11, 2011Applicant: Electronics and Telecommunications Research InstitInventors: Han Young Yu, Byung Hoon Kim, An Soon Kim, In Bok Baek, Chil Seong Ah, Jong Heon Yang, Chan Woo Park, Chang Geun Ahn
-
Publication number: 20110193055Abstract: Nano-engineered structures are disclosed, incorporating nanowhiskers of high mobility conductivity and incorporating pn junctions. In one embodiment, a nanowhisker of a first semiconducting material has a first band gap, and an enclosure comprising at least one second material with a second band gap encloses said nanoelement along at least part of its length, the second material being doped to provide opposite conductivity type charge carriers in respective first and second regions along the length of the of the nanowhisker, whereby to create in the nanowhisker by transfer of charge carriers into the nanowhisker, corresponding first and second regions of opposite conductivity type charge carriers with a region depleted of free carriers therebetween. The doping of the enclosure material may be degenerate so as to create within the nanowhisker adjacent segments having very heavy modulation doping of opposite conductivity type analogous to the heavily doped regions of an Esaki diode.Type: ApplicationFiled: February 23, 2011Publication date: August 11, 2011Applicant: QuNano ABInventors: Lars Ivar Samuelson, Bjorn Jonas Ohlsson, Lars-Åke Ledebo
-
Patent number: 7988794Abstract: A semiconductor device having a topology adjustment and a method for adjusting the topology of a semiconductor device. The semiconductor device includes a semiconductor wafer having first and second opposing sides with an active area formed on a first portion of the first side having a topology extending a first distance above the first side. A support member is attached to a second portion of the first side and extending a second distance above the first side, wherein the first distance is about the same as the second distance. In some exemplary embodiments, the support member is formed by applying adhesive to the second portion. The wafer is then spun to adjust the second distance.Type: GrantFiled: February 7, 2007Date of Patent: August 2, 2011Assignee: Infineon Technologies AGInventors: Werner Kroninger, Josef Schwaiger, Ludwig Schneider, Lukas Ossowski
-
Publication number: 20110180910Abstract: A vertical semiconductor device with improved junction profile and a method of manufacturing the same are provided. The vertical semiconductor device includes a pillar vertically extended from a surface of a semiconductor substrate, a silicon layer formed in a bit line contact region of one sidewall of the pillar, and a junction region formed within a portion of the pillar contacting with the silicon layer.Type: ApplicationFiled: December 27, 2010Publication date: July 28, 2011Applicant: Hynix Semiconductor Inc.Inventor: Hyun Jung KIM
-
Publication number: 20110180907Abstract: A method of manufacturing an organic electronic device, the method comprising: providing a substrate; forming a well-defining structure over the substrate; and depositing a solution of organic semiconductive material and/or organic conductive material in wells defined by the well-defining structure, wherein the well-defining structure is formed by depositing a solution comprising a mixture of a first insulating material and a second insulating material, the second insulating material having a lower wettability than the first insulating material, and allowing the first and second insulating materials to at least partially phase separate wherein the second insulating material phase separates in a direction away from the substrate.Type: ApplicationFiled: August 21, 2009Publication date: July 28, 2011Inventor: Angela McConnell
-
Publication number: 20110180909Abstract: A semiconductor device includes an n-type semiconductor substrate, an alternating conductivity type layer on semiconductor substrate, the alternating conductivity type layer including n-type drift regions and p-type partition regions arranged alternately, p-type channel regions on the alternating conductivity type layer, and trenches formed from the surfaces of the p-type channel regions down to respective n-type drift regions or both the n-type drift regions and the p-type partition regions. The bottom of each trench is near or over the pn-junction between the p-type partition region and the n-type drift region. The semiconductor device facilitates preventing the on-resistance from increasing, obtaining a higher breakdown voltage, and reducing the variations caused in the characteristics thereof.Type: ApplicationFiled: April 7, 2011Publication date: July 28, 2011Applicant: FUJI ELECTRIC CO., LTD.Inventor: Koh YOSHIKAWA
-
Publication number: 20110175206Abstract: Semiconductor devices and assemblies including interconnects and methods for forming such interconnects are disclosed herein. One embodiment of a method of manufacturing a semiconductor device includes forming a plurality of first side trenches to an intermediate depth in a molded portion of a molded wafer having a plurality of dies arranged in rows and columns. The method also includes removing material from a second side of the molded portion at areas aligned with the first side trenches, wherein removing the material forms openings through the molded portion. The method further includes forming a plurality of electrical contacts at the second side of the molded portion at the openings and electrically connecting the second side contacts to corresponding bond-sites on the dies.Type: ApplicationFiled: March 29, 2011Publication date: July 21, 2011Applicant: MICRON TECHNOLOGY, INC.Inventors: Chua Swee Kwang, Boon Suan Jeung, Chia Yong Poo
-
Patent number: 7980198Abstract: It is an object of the present invention to provide a doping apparatus, a doping method, and a method for fabricating a thin film transistor that can carry out doping to the carrier concentration which is optimum for obtaining the desired electric characteristic non-destructively and in an easy manner. In accordance with the present invention, an electric characteristic of a semiconductor element (threshold voltage in a transistor and the like) is correctly and precisely monitored by using a contact angle, and is controlled by controlling a doping method. In addition, the present invention can be momentarily acquired information by in-situ monitoring the characteristic and can be fed back without a time lag.Type: GrantFiled: April 7, 2010Date of Patent: July 19, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Junichi Koezuka, Naoto Yamade
-
Publication number: 20110168979Abstract: A superlattice layer including a plurality of periods, each of which is formed from a plurality of sub-layers is provided. Each sub-layer comprises a different composition than the adjacent sub-layer(s) and comprises a polarization that is opposite a polarization of the adjacent sub-layer(s). In this manner, the polarizations of the respective adjacent sub-layers compensate for one another.Type: ApplicationFiled: January 8, 2011Publication date: July 14, 2011Inventors: Michael Shur, Remigijus Gaska, Jinwei Yang
-
Publication number: 20110163420Abstract: A method for adjusting the geometry of photomask patterns is provided. Such adjusted pattern can be employed to achieve pattern doubling in subsequent layers. A patterned photoresist mask is provided over an underlayer. A polymer layer is placed over the mask. The mask is selectively trimmed to generate individual mask features having an increased aspect ratio. Subsequent pattern layers can be formed on the trimmed mask pattern to generate a hard mask having increased pattern density. The hard mask is selectively etched and the material of the trimmed mask pattern is removed. The underlayer is then etched to achieve pattern transfer from the hard mask to the underlayer to achieve a final double density pattern.Type: ApplicationFiled: January 7, 2010Publication date: July 7, 2011Applicant: LAM RESEARCH CORPORATIONInventors: Juan Valdivia, Shibu Gangadharan, Dave March, Charles Potter
-
Publication number: 20110163295Abstract: A semiconductor includes a semiconductor layer, a plurality of recesses and a blocking layer. The recesses are formed on a surface of the semiconductor layer by etching fragile locations of the semiconductor layer where dislocation occurs. The blocking layer is filled in each recess. The semiconductor further includes a re-epitaxial semiconductor layer grown from a surface of the semiconductor layer without the covering of blocking layer, and the re-epitaxial semiconductor layer laterally overgrows toward areas of the recesses for overlaying the blocking layer.Type: ApplicationFiled: March 16, 2011Publication date: July 7, 2011Applicant: ADVANCED OPTOELECTRONIC TECHNOLOGY, INC.Inventors: PENG YI WU, SHIH CHENG HUANG, PO MIN TU, YING CHAO YEH, WEN YU LIN, SHIH HSIUNG CHAN
-
Publication number: 20110163290Abstract: Methods for passivating a carbonic nanolayer (that is, material layers comprised of low dimensional carbon structures with delocalized electrons such as carbon nanotubes and nano-scopic graphene flecks) to prevent or otherwise limit the encroachment of another material layer are disclosed. In some embodiments, a sacrificial material is implanted within a porous carbonic nanolayer to fill in the voids within the porous carbonic nanolayer while one or more other material layers are applied over or alongside the carbonic nanolayer. Once the other material layers are in place, the sacrificial material is removed. In other embodiments, a non-sacrificial filler material (selected and deposited in such a way as to not impair the switching function of the carbonic nanolayer) is used to form a barrier layer within a carbonic nanolayer. In other embodiments, carbon structures are combined with and nanoscopic particles to limit the porosity of a carbonic nanolayer.Type: ApplicationFiled: October 22, 2010Publication date: July 7, 2011Applicant: Nantero, Inc.Inventors: Thomas Rueckes, H. Montgomery Manning, Rahul Sen
-
Publication number: 20110163421Abstract: Semiconductor micro- and nanotubes allow the incorporation of ordered structures such as quantum wells and quantum dots into them providing the potential for ultralow threshold micro- and nanoscale lasers for use in applications such as future ultrahigh-speed photonic systems as well as quantum information processing. According to the invention a means of manufacturing these with high reproducibility, low processing complexity, and at high densities is provided. Also provided is a means of releasing these micro- and nanotubes with low stress and a method of “pick-and-place” allowing micro- and nanotubes to be exploited in devices integrated on substrates that are either incompatible with the manufacturing technique or where the area of substrate required to manufacture them is detrimental to the cost or performance of the circuit.Type: ApplicationFiled: January 4, 2011Publication date: July 7, 2011Applicant: The Royal Institution for the Advancement of Learning / McGill UniversityInventor: Zetian Mi
-
Publication number: 20110147899Abstract: A method of manufacturing an integrated circuit packaging system includes: providing an inner lead and an outer lead, the inner lead having an inner peripheral side with a non-linear contour; forming a bump contact, having a groove in and a mesa from the inner lead or the outer lead, the groove adjacent to the mesa; mounting a first device adjacent to the inner lead; connecting a second device to the mesa; and forming an encapsulation material over the first device, the inner lead, and the outer lead and covering the second device.Type: ApplicationFiled: March 3, 2011Publication date: June 23, 2011Inventors: Frederick Rodriguez Dahilig, Sheila Marie L. Alvarez, Antonio B. Dimaano, JR., Dioscoro A. Merilo
-
Publication number: 20110140082Abstract: Provided are a light-receiving element which has sensitivity in the near-infrared region and in which a good crystal quality is easily obtained, a one-dimensional or two-dimensional array of the light-receiving elements is easily formed with a high accuracy, and a dark current can be reduced; a light-receiving element array; and methods for producing the same. A light-receiving element includes a group III-V compound semiconductor stacked structure including an absorption layer 3 having a pn-junction 15 therein, wherein the absorption layer has a multiquantum well structure composed of group III-V compound semiconductors, the pn-junction 15 is formed by selectively diffusing an impurity element into the absorption layer, and the concentration of the impurity element in the absorption layer is 5×1016 cm?3 or less.Type: ApplicationFiled: July 24, 2009Publication date: June 16, 2011Applicant: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Yasuhiro Iguchi, Kohei Miura, Hiroshi Inada, Youichi Nagai
-
Publication number: 20110140244Abstract: The invention relates to a method for routing a chamfered substrate, having applications in the field of electronics, optics, or optoelectronics, which involves depositing a layer of a protective material on a peripheral annular zone of the substrate preferably with the aid of a plasma, partially etching the protective material with the aid of a plasma, so as to preserve a protective ring of the deposited material on the front face of the substrate, this ring located at a distance from the edge of the substrate, so as to delimit an accessible peripheral annular zone, etching a thickness of the material constituting the substrate to be routed, preferably with the aid of a plasma that is level with the accessible peripheral annular zone of the substrate, and removing the ring of protective material preferably with the aid of a plasma.Type: ApplicationFiled: December 10, 2010Publication date: June 16, 2011Inventors: Walter Schwarzenbach, Aziz Alami-Idrissi, Alexandre Chibko, Sébastien Kerdiles
-
Publication number: 20110121431Abstract: A method for forming a substrate comprising nanometer-scale pillars or cones that project from the surface of the substrate is disclosed. The method enables control over physical characteristics of the projections including diameter, sidewall angle, and tip shape. The method further enables control over the arrangement of the projections including characteristics such as center-to-center spacing and separation distance.Type: ApplicationFiled: November 17, 2010Publication date: May 26, 2011Applicant: The Board of Trustees of the Leland Stanford Junior UniversityInventors: Yi Cui, Jia Zhu, Ching-Mei Hsu, Stephen T. Connor, Zongfu Yu, Shanhui Fan, George Burkhard
-
Publication number: 20110115054Abstract: A diode comprises a substrate formed of a first material having a first doping polarity. The substrate has a planar surface and at least one semispherical structure extending from the planar surface. The semispherical structure is formed of the first material. A layer of second material is over the semispherical structure. The second material comprises a second doping polarity opposite the first doping polarity. The layer of second material conforms to the shape of the semispherical structure. A first electrical contact is connected to the substrate, and a second electrical contact is connected to the layer of second material. Additional semiconductor structures are formed by fabricating additional layers over the original layers.Type: ApplicationFiled: November 19, 2009Publication date: May 19, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kangguo Cheng, Toshiharu Furukawa, Robert R. Robison, William R. Tonti, Richard Q. Williams