Si Compounds (e.g., Sic) (epo) Patents (Class 257/E29.104)
-
Patent number: 8039361Abstract: The invention relates to a process for manufacturing a multilayered semiconductor wafer comprising a handle wafer (5) and a layer (40) comprising silicon carbide bonded to the handle wafer (5), the process comprising the steps of: a) providing a handle wafer (5), b) providing a donor wafer (1) comprising a donor layer (2) and a remainder (3) of the donor wafer, the donor layer (2) comprising monocrystalline silicon, e) bonding the donor layer (2) of the donor wafer (1) to the handle wafer (5), and f) removing the remainder (3) of the donor wafer in order to expose the donor layer (2) which remains bonded to the handle wafer (5), the process being characterized by further steps of c) implanting carbon ions into the donor layer (2) in order to produce a layer (4) comprising implanted carbon, and d) heat-treating the donor layer (2) comprising the layer (4) comprising implanted carbon in order to form a silicon carbide donor layer (44) in at least part of the donor layer (2).Type: GrantFiled: August 22, 2007Date of Patent: October 18, 2011Assignee: Siltronic AGInventors: Brian Murphy, Reinhold Wahlich
-
Publication number: 20110248286Abstract: For suggesting a structure capable of achieving both a low start-up voltage and high breakdown voltage, a SiC vertical diode includes a cathode electrode, an n++ cathode layer, an n? drift layer on the n++ cathode layer, a pair of p+ regions, an n+ channel region formed between the n? drift layer and the p+ region and sandwiched between the pair of p+ regions, n++ anode regions and an anode electrode formed on the n++ anode regions and the p+ regions.Type: ApplicationFiled: April 7, 2011Publication date: October 13, 2011Inventor: Hidekatsu ONOSE
-
Patent number: 8030661Abstract: In the case where a chip is made of wide band gap semiconductor, a power conversion apparatus is obtained in which a component having a low heat resistant temperature is prevented from receiving thermal damage by heat generated at the chip. In a configuration including: a chip portion (20) including a chip (21) made of wide band gap semiconductor and a member (22, 23) having a heat resistant temperature equal to or higher than that of the chip (21); and a peripheral component (25) arranged in the vicinity of the chip portion (20) and having a heat resistant temperature lower than that of the chip (21). The chip (21) and the peripheral component (25) are thermally insulated from each other so that the temperature of the peripheral component (25) does not exceed the heat resistant temperature of the peripheral component (25).Type: GrantFiled: August 22, 2007Date of Patent: October 4, 2011Assignee: Daikin Industries, Ltd.Inventors: Morimitsu Sekimoto, Hitoshi Haga, Kenichi Sakakibara, Reiji Kawashima, Abdallah Mechi, Toshiyuki Maeda
-
Publication number: 20110227094Abstract: A semiconductor is formed on a (110) silicon (Si) substrate, with improved electron mobility. Embodiments include semiconductor devices having a silicon carbide (SiC) portion in the nFET channel region. An embodiment includes forming an nFET channel region and a pFET channel region in a Si substrate, such as a (110) Si substrate, and forming a silicon carbide (SiC) portion on the nFET channel region. The SiC portion may be formed by ion implantation of C followed by a recrystallization anneal or by epitaxial growth of SiC in a recess formed in the substrate. The use of SiC in the nFET channel region improves electron mobility without introducing topographical differences between NMOS and PMOS transistors.Type: ApplicationFiled: March 18, 2010Publication date: September 22, 2011Applicant: GLOBALFOUNDRIES Inc.Inventors: Jeremy A. Wahl, Kingsuk Maitra
-
Publication number: 20110227095Abstract: A semiconductor device is disclosed. One embodiment includes a first semiconductor die having a normally-off transistor. In a second semiconductor die a plurality of transistor cells of a normally-on transistor are formed, wherein one of a source terminal/drain terminal of the normally-on transistor is electrically coupled to a gate terminal of the normally-on transistor and the other one the source terminal/drain terminal of the normally-off transistor is electrically coupled to one of a source terminal/drain terminal of the normally-on transistor. The second semiconductor die includes a gate resistor electrically coupled between the gate terminal of the normally-off transistor and respective gates of the plurality of transistor cells. A voltage clamping element is electrically coupled between the gate terminal and the one of the source terminal/drain terminal of the normally-on transistor.Type: ApplicationFiled: March 19, 2010Publication date: September 22, 2011Applicant: Infineon Technologies Austria AGInventors: Michael Treu, Ralf Siemieniec
-
Publication number: 20110220978Abstract: In an embodiment, provided is a semiconductor device in which a normally-on type FET; a capacitor having one electrode electrically connected to a gate of the FET and the other electrode electrically connected to an input terminal; and a diode having an anode electrode electrically connected to the gate of the FET and a cathode electrode electrically connected to a source of the FET are formed on the same chip on which the FET is formed. Also, the capacitor may have a structure in which an insulation film such as a dielectric substance is formed on a gate drawn electrode of the FET, and a metallic layer is formed on the insulation layer.Type: ApplicationFiled: September 7, 2010Publication date: September 15, 2011Applicant: Kabushiki Kaisha ToshibaInventors: Kentaro IKEDA, Masahiko Kuraguchi
-
Publication number: 20110220915Abstract: A method of epitaxial growth of a material on a crystalline substrate includes selecting a substrate having a crystal plane that includes a plurality of terraces with step risers that join adjacent terraces. Each terrace of the plurality or terraces presents a lattice constant that substantially matches a lattice constant of the material, and each step riser presents a step height and offset that is consistent with portions of the material nucleating on adjacent terraces being in substantial crystalline match at the step riser. The method also includes preparing a substrate by exposing the crystal plane; and epitaxially growing the material on the substrate such that the portions of the material nucleating on adjacent terraces merge into a single crystal lattice without defects at the step risers.Type: ApplicationFiled: December 13, 2010Publication date: September 15, 2011Inventors: James Edgar, Michael Dudley, Martin Kuball, Yi Zhang, Guan Wang, Hui Chen, Yu Zhang
-
Publication number: 20110220916Abstract: A normally-off type silicon carbide junction FET has a problem that the gate thereof is not easy to use due to inferiority in the characteristics of it. This problem occurs because in order to achieve normally-off, the gate voltage should be off at 0V and at the same time, the ON-state gate voltage should be suppressed to about 2.5V to prevent the passage of an electric current through a pn junction between gate and source. Accordingly, a range from the threshold voltage to the ON-state gate voltage is only from about 1 V to 2V and it is difficult to control the gate voltage. Provided in the present invention is an electronic circuit device obtained by coupling, to a gate of a normally-off type silicon carbide junction FET, an element having a capacitance equal to or a little smaller than the gate capacitance of the junction FET.Type: ApplicationFiled: March 8, 2011Publication date: September 15, 2011Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Haruka SHIMIZU, Natsuki YOKOYAMA
-
Patent number: 8017504Abstract: In a manufacturing flow for adapting the band gap of the semiconductor material with respect to the work function of a metal-containing gate electrode material, a strain-inducing material may be deposited to provide an additional strain component in the channel region. For instance, a layer stack with silicon/carbon, silicon and silicon/germanium may be used for providing the desired threshold voltage for a metal gate while also providing compressive strain in the channel region.Type: GrantFiled: September 2, 2009Date of Patent: September 13, 2011Assignee: Globalfoundries Inc.Inventors: Uwe Griebenow, Jan Hoentschel, Kai Frohberg
-
Publication number: 20110215338Abstract: An electronic device includes a silicon carbide layer including an n-type drift region therein, a contact forming a junction, such as a Schottky junction, with the drift region, and a p-type junction barrier region on the silicon carbide layer. The p-type junction barrier region includes a p-type polysilicon region forming a P-N heterojunction with the drift region, and the p-type junction barrier region is electrically connected to the contact. Related methods are also disclosed.Type: ApplicationFiled: March 8, 2010Publication date: September 8, 2011Inventor: Qingchun Zhang
-
Patent number: 8013343Abstract: SiC single crystal that includes a first dopant functioning as an acceptor, and a second dopant functioning as a donor is provided, where the content of the first dopant is no less than 5×1015 atoms/cm3, the content of the second dopant is no less than 5×1015 atoms/cm3, and the content of the first dopant is greater than the content of the second dopant. A manufacturing method for silicon carbide single crystal is provided with the steps of: fabricating a raw material by mixing a metal boride with a material that includes carbon and silicon; vaporizing the raw material; generating a mixed gas that includes carbon, silicon, boron and nitride; and growing silicon carbide single crystal that includes boron and nitrogen on a surface of a seed crystal substrate by re-crystallizing the mixed gas on the surface of the seed crystal substrate.Type: GrantFiled: October 27, 2005Date of Patent: September 6, 2011Assignee: Sumitomo Electric Industries, Ltd.Inventors: Hiromu Shiomi, Hiroyuki Kinoshita
-
Publication number: 20110204383Abstract: A SiC semiconductor device having a Schottky barrier diode includes: a substrate made of SiC and having a first conductive type, wherein the substrate includes a main surface and a rear surface; a drift layer made of SiC and having the first conductive type, wherein the drift layer is disposed on the main surface of the substrate and has an impurity concentration lower than the substrate; a Schottky electrode disposed on the drift layer and has a Schottky contact with a surface of the drift layer; and an ohmic electrode disposed on the rear surface of the substrate. The Schottky electrode directly contacts the drift layer in such a manner that a lattice of the Schottky electrode is matched with a lattice of the drift layer.Type: ApplicationFiled: February 21, 2011Publication date: August 25, 2011Applicants: DENSO CORPORATION, TOYOTA JIDOSHA KABUSHIKI KAISHAInventors: Takeo YAMAMOTO, Takeshi Endo, Jun Morimoto, Hirokazu Fujiwara, Yukihiko Watanabe, Takashi Katsuno, Tsuyoshi Ishikawa
-
Publication number: 20110204382Abstract: A layered structure comprising in this order: (A) a silicon carbide layer, (B) at least one stratum (b1) located at least one major surface of the silicon carbide layer (A), (b2) chemically bonded to the bulk of the silicon carbide layer (A) by silicon-oxygen and/or silicon-carbon bonds, (b3) covering the at least one major surface of the silicon carbide layer (A) partially or completely, and (b4) having a higher polarity than a pure silicon carbide surface as exemplified by a contact angle with water which is lower than the contact angle of water with a pure silicon carbide surface; and (C) at least one dielectric layer, which covers the stratum or the strata (B) partially or completely and is selected from inorganic and inorganic-organic hybrid dielectric layers; a process for its manufacture and its use.Type: ApplicationFiled: April 27, 2009Publication date: August 25, 2011Applicant: BASE SEInventors: Alexander Traut, Norbert Wagner, Chien Hsueh Steve Shih
-
Patent number: 8003991Abstract: This invention has a cell incorporating a built-in Schottky diode region disposed in at least part of an elementary cell that constitutes an SiC vertical MOSFET provided in a low-density p-type deposit film with a channel region and a base region inverted to an n-type by ion implantation. This built-in Schottky diode region has built therein a Schottky diode of low on-resistance that is formed of a second deficient pan disposed in a high-density gate layer, a second n-type base layer penetrating a low-density p-type deposit layer formed thereon, reaching an n-type drift layer of the second deficient part and attaining its own formation in consequence of inversion of the p-type deposit layer into an n-type by the ion implantation of an n-type impurity from the surface, and a source electrode connected in the manner of forming a Schottky barrier to the surface-exposed part of the second n-type base layer.Type: GrantFiled: December 27, 2006Date of Patent: August 23, 2011Assignee: National Institute of Advanced Industrial Science and TechnologyInventors: Tsutomu Yatsuo, Shinsuke Harada, Kenji Fukuda, Mitsuo Okamoto
-
Publication number: 20110198613Abstract: The leakage current generated in a pn junction region between a gate and a source is reduced in a junction FET using a silicon carbide substrate. In a trench junction FET using a silicon carbide substrate, nitrogen is introduced into a sidewall and a bottom surface of a trench, thereby forming an n type layer and an n+ type layer on a surface of the trench. In this manner, the pn junction region corresponding to the junction region between a p+ type gate region and an n+ type source region is exposed on a main surface of a semiconductor substrate instead of on the damaged sidewall of the trench, and also the exposed region thereof is narrowed. Accordingly, the leakage current in the pn junction region can be reduced.Type: ApplicationFiled: February 3, 2011Publication date: August 18, 2011Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Haruka SHIMIZU, Natsuki YOKOYAMA
-
Publication number: 20110198614Abstract: A manufacturing method for a SiC single crystal film which allows stable growth of a SiC epitaxial film with a low doping concentration on a substrate with a diameter of at least 2 inches by the LPE method using a SiC solution in solvent of a melt includes an evacuation step in which the interior of a crystal growth furnace is evacuated with heating until the vacuum pressure at the crystal growth temperature is 5×10?3 Pa or lower prior to introducing a raw material for the melt into the furnace. Then, a crucible containing a raw material for the melt is introduced into the furnace, a SiC solution is formed, and a SiC epitaxial film is grown on a substrate immersed in the solution.Type: ApplicationFiled: February 24, 2011Publication date: August 18, 2011Applicants: SUMITOMO METAL INDUSTRIES, LTD., Mitsubishi Electric CorporationInventors: Kazuhiko KUSUNOKI, Kazuhito Kamei, Nobuyoshi Yashiro, Ryo Hattori
-
Publication number: 20110198612Abstract: A SiC semiconductor device includes: a SiC substrate made of intrinsic SiC having semi-insulating property; first and second conductive type SiC layers disposed in the substrate; an insulation separation layer made of intrinsic SiC for isolating the first conductive type SiC layer from the second conductive type SiC layer; first and second conductive type channel JFETs disposed in the first and second conductive type SiC layers, respectively. The first and second conductive type channel JFETs provide a complementary junction field effect transistor. Since an electric element is formed on a flat surface, a manufacturing method is simplified. Further, noise propagation at high frequency and current leakage at high temperature are restricted.Type: ApplicationFiled: January 24, 2011Publication date: August 18, 2011Applicant: DENSO CORPORATIONInventor: Rajesh Kumar MALHAN
-
Publication number: 20110193178Abstract: An integrated circuit structure includes a substrate and a germanium-containing semiconductor fin over the substrate. The germanium-containing semiconductor fin has an upper portion having a first width, and a neck region under the upper portion and having a second width smaller than the first width.Type: ApplicationFiled: February 9, 2010Publication date: August 11, 2011Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chih-Hao Chang, Jeffrey Junhao Xu, Chien-Hsun Wang, Chih-Hsiang Chang
-
Publication number: 20110193100Abstract: A method of manufacturing an SiC semiconductor device according to the present invention includes the steps of (a) by using a single mask, etching regions of an SiC semiconductor layer which serve as an impurities implantation region and a mark region, to form recesses, (b) by using the same mask as in the step (a), performing ion-implantation in the recesses of the regions which serve as the impurities implantation region and the mark region, at least from an oblique direction relative to a surface of the SiC semiconductor layer and (c) positioning another mask based on the recess of the region which serves as the impurities implantation region or the mark region, and performing well implantation in a region containing the impurities implantation region.Type: ApplicationFiled: October 25, 2010Publication date: August 11, 2011Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Noriaki TSUCHIYA, Yoichiro Tarui
-
Publication number: 20110193097Abstract: A hermetically sealed integrated circuit package that includes a cavity housing a semiconductor die, whereby the cavity is pressurized during assembly and when formed. The invention prevents the stress on a package created when the package is subject to high temperatures at atmospheric pressure and then cooled from reducing the performance of the die at high voltages. By packaging a die at a high pressure, such as up to 50 PSIG, in an atmosphere with an inert gas, and providing a large pressure in the completed package, the dies are significantly less likely to arc at higher voltages, allowing the realization of single die packages operable up to at least 1200 volts. Moreover, the present invention is configured to employ brazed elements compatible with Silicon Carbide dies which can be processed at higher temperatures.Type: ApplicationFiled: February 9, 2010Publication date: August 11, 2011Inventor: Tracy Autry
-
Publication number: 20110193098Abstract: A hermetically sealed integrated circuit package that includes a cavity housing a semiconductor die, whereby the cavity is pressurized during assembly and when formed. The invention prevents the stress on a package created when the package is subject to high temperatures at atmospheric pressure and then cooled from reducing the performance of the die at high voltages. By packaging a die at a high pressure, such as up to 50 PSIG, in an atmosphere with an inert gas, and providing a large pressure in the completed package, the dies are significantly less likely to arc at higher voltages, allowing the realization of single die packages operable up to at least 1200 volts. Moreover, the present invention is configured to employ brazed elements compatible with Silicon Carbide dies which can be processed at higher temperatures.Type: ApplicationFiled: February 9, 2010Publication date: August 11, 2011Inventor: Tracy Autry
-
Publication number: 20110193099Abstract: A semiconductor device according to the present invention includes: a low dielectric constant oxide film as an inorganic oxide film formed selectively on an n-type semiconductor substrate as a semiconductor substrate of a fist conductivity type; and anode electrodes as electrode layers formed on the n-type semiconductor substrate so as to sandwich the low dielectric constant oxide film therebetween, wherein the low dielectric constant oxide film is doped with an element for reducing a dielectric constant.Type: ApplicationFiled: September 15, 2010Publication date: August 11, 2011Applicant: MITSUBISHI ELECTRIC CORPORATIONInventor: Shigeto HONDA
-
Patent number: 7994548Abstract: Semiconductor devices are described wherein current flow in the device is confined between the rectifying junctions (e.g., p-n junctions or metal-semiconductor junctions). The device provides non-punch-through behavior and enhanced current conduction capability. The devices can be power semiconductor devices as such as Junction Field-Effect Transistors (VJFETs), Static Induction Transistors (SITs), Junction Field Effect Thyristors, or JFET current limiters. The devices can be made in wide bandgap semiconductors such as silicon carbide (SiC). According to some embodiments, the device can be a normally-off SiC vertical junction field effect transistor. Methods of making the devices and circuits comprising the devices are also described.Type: GrantFiled: July 10, 2008Date of Patent: August 9, 2011Assignee: Semisouth Laboratories, Inc.Inventors: David C. Sheridan, Andrew Ritenour
-
Patent number: 7994566Abstract: A stacked non-volatile memory device uses amorphous silicon based thin film transistors stacked vertically. Each layer of transistors or cells is formed from a deposited a-Si channel region layer having a predetermined concentration of carbon to form a carbon rich silicon film or silicon carbide film, depending on the carbon content. The dielectric stack is formed over the channel region layer. In one embodiment, the dielectric stack is an ONO structure. The control gate is formed over the dielectric stack. This structure is repeated vertically to form the stacked structure. In one embodiment, the carbon content of the channel region layer is reduced for each subsequently formed layer.Type: GrantFiled: September 23, 2008Date of Patent: August 9, 2011Assignee: Micron Technology, Inc.Inventor: Chandra Mouli
-
Patent number: 7989926Abstract: A semiconductor device includes a substrate formed of a single crystal. a silicon carbide layer disposed on a surface of the single crystal substrate and an intermediate layer disposed on a surface of the silicon carbide layer and formed of a Group III nitride semiconductor, wherein the silicon carbide layer is formed of a cubic crystal stoichiometrically containing silicon copiously and the surface thereof has a (3×3) reconstruction structure.Type: GrantFiled: September 12, 2006Date of Patent: August 2, 2011Assignee: Showa Denko K.K.Inventor: Takashi Udagawa
-
Publication number: 20110180814Abstract: A MOSFET, which is capable of reducing on resistance by reducing channel mobility even when a gate voltage is high, includes: an n type substrate made of SiC and having a main surface with an off angle of 50°-65° relative to a {0001} plane; an n type reverse breakdown voltage holding layer made of SiC and formed on the main surface of the substrate; a p type well region formed in the reverse breakdown voltage holding layer distant away from a first main surface thereof; a gate oxide film formed on the well region; an n type contact region disposed between the well region and the gate oxide film; a channel region connecting the n type contact region and the reverse breakdown voltage holding layer; and a gate electrode disposed on the gate oxide film. In a region including an interface between the channel region and the gate oxide film, a high-concentration nitrogen region is formed.Type: ApplicationFiled: March 23, 2010Publication date: July 28, 2011Applicant: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Shin Harada, Keiji Wada, Toru Hiyoshi
-
Publication number: 20110180813Abstract: An IGBT, which is capable of reducing on resistance by reducing channel mobility, includes: an n type substrate made of SiC and having a main surface with an off angle of not less than 50° and not more than 65° relative to a plane orientation of {0001}; a p type reverse breakdown voltage holding layer made of SiC and formed on the main surface of the substrate; an n type well region formed to include a second main surface of the reverse breakdown voltage holding layer; an emitter region formed in the well region to include the second main surface and including a p type impurity at a concentration higher than that of the reverse breakdown voltage holding layer; a gate oxide film formed on the reverse breakdown voltage holding layer; and a gate electrode formed on the gate oxide film. In a region including an interface between the well region and the gate oxide film, a high-concentration nitrogen region is formed to have a nitrogen concentration higher than those of the well region and the gate oxide film.Type: ApplicationFiled: March 23, 2010Publication date: July 28, 2011Applicant: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Shin Harada, Keiji Wada, Toru Hiyoshi
-
Publication number: 20110180809Abstract: A P-side package unit and a N-side package unit are arranged on a main surface of a metal heatsink such that a main surface extends in a direction perpendicular to the main surface of the heatsink. Each of the P-side package unit and the N-side package unit is fixed by an end edge portion of a heatsink being clipped by a rail-shaped unit mounting part provided on the main surface of the heatsink.Type: ApplicationFiled: October 20, 2010Publication date: July 28, 2011Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Yasunari HINO, Kiyoshi Arai
-
Publication number: 20110175106Abstract: A semiconductor rectifier includes: a wide bandgap semiconductor substrate of a first conductivity type; a wide bandgap semiconductor layer of the first conductivity type which is formed on an upper surface of the wide bandgap semiconductor substrate and has an impurity concentration of 1E+14 atoms/cm3 or more and 5E+16 atoms/cm3 or less and a thickness of 20 ?m or more; a first wide bandgap semiconductor region of the first conductivity type formed on a surface of the wide bandgap semiconductor layer; a second wide bandgap semiconductor region of a second conductivity type formed to be sandwiched by the first wide bandgap semiconductor regions; a first electrode formed on the first and second wide bandgap semiconductor regions; and a second electrode formed on a lower surface of the wide bandgap semiconductor substrate, wherein a width of the second wide bandgap semiconductor region is 15 ?m or more.Type: ApplicationFiled: March 3, 2010Publication date: July 21, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Makoto MIZUKAMI, Takashi Shinohe, Johji Nishio
-
Publication number: 20110175110Abstract: A MOSFET includes a silicon carbide (SiC) substrate having a main surface having an off angle of not less than 50° and not more than 65° relative to a {0001} plane; a semiconductor layer formed on the main surface of the SiC substrate; and an insulating film formed in contact with a surface of the semiconductor layer. When the insulating film has a thickness of not less than 30 nm and not more than 46 nm, the threshold voltage thereof is not more than 2.3V. When the insulating film has a thickness of more than 46 nm and not more than 100 nm, the threshold voltage thereof is more than 2.3 V and not more than 4.9 V.Type: ApplicationFiled: March 23, 2010Publication date: July 21, 2011Applicant: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Keiji Wada, Shin Harada, Takeyoshi Masuda, Misako Honaga
-
Publication number: 20110175111Abstract: Provided is a silicon carbide semiconductor device capable of lowering the contact resistance of an ohmic electrode and achieving high reverse breakdown voltage characteristics. A semiconductor device includes a substrate and a p+ region as an impurity layer. The substrate of the first conductive type (n type) is made of silicon carbide and has a dislocation density of 5×103 cm?2 or less. The p+ region is formed on the substrate, in which the concentration of the conductive impurities having the second conductive type different from the first conductive type is 1×1020 cm3 or more and 5×1021 cm3 or less.Type: ApplicationFiled: August 7, 2009Publication date: July 21, 2011Applicants: SUMITOMO ELECTRIC INDUSTRIES, LTD., NATIONAL UNIVERSITY CORPORATION NARA INSTITUTE OF SCIENCE AND TECHNOLOGYInventors: Shin Harada, Hideto Tamaso, Tomoaki Hatayama
-
Patent number: 7982241Abstract: A buffer layer formed of Inx1Aly1Gaz1N formed on a base, with an upper part of the buffer layer containing columnar polycrystalline including a grain boundary existing in a direction substantially perpendicular to a surface of the base. The number of grain boundaries in the lower part of the buffer layer is greater than that in the upper part, and a full width at half maximum of an X-ray rocking curve of the upper part is 300-3000 seconds, RMS of the surface of the buffer layer is 0.2 nm-6 nm, and the ratio of the grain boundary width of the crystal grain of the upper part in a direction parallel to the base surface to the formation thickness of the buffer layer is 0.5-1.5.Type: GrantFiled: August 5, 2009Date of Patent: July 19, 2011Assignee: NGK Insulators, Ltd.Inventors: Yoshitaka Kuraoka, Makoto Miyoshi, Shigeaki Sumiya, Mitsuhiro Tanaka
-
Patent number: 7982224Abstract: A semiconductor device includes: a semiconductor substrate of silicon carbide of a first conductivity type; a silicon carbide epitaxial layer of the first conductivity type, which has been grown on the principal surface of the substrate; well regions of a second conductivity type, which form parts of the silicon carbide epitaxial layer; and source regions of the first conductivity type, which form respective parts of the well regions. A channel epitaxial layer of silicon carbide is grown over the well regions and source regions of the silicon carbide epitaxial layer. A portion of the channel epitaxial layer located over the well regions functions as a channel region. A dopant of the first conductivity type is implanted into the other portions and of the channel epitaxial layer except the channel region.Type: GrantFiled: October 10, 2008Date of Patent: July 19, 2011Assignee: Panasonic CorporationInventors: Chiaki Kudou, Osamu Kusumoto, Koichi Hashimoto
-
Publication number: 20110169013Abstract: A method of growing polygonal carbon from photoresist and resulting structures are disclosed. Embodiments of the invention provide a way to produce polygonal carbon, such as graphene, by energizing semiconductor photoresist. The polygonal carbon can then be used for conductive paths in a finished semiconductor device, to replace the channel layers in MOSFET devices on a silicon carbide base, or any other purpose for which graphene or graphene-like carbon material formed on a substrate is suited. In some embodiments, the photoresist layer forms both the polygonal carbon layer and an amorphous carbon layer over the polygonal carbon layer, and the amorphous carbon layer is removed to leave the polygonal carbon on the substrate.Type: ApplicationFiled: January 12, 2010Publication date: July 14, 2011Applicant: Cree, Inc.Inventor: Alexander V. Suvorov
-
Publication number: 20110169014Abstract: A compound semiconductor device includes: an electron transit layer made of GaN; a channel layer made of AlGaN; a source electrode, a gate electrode and a drain electrode that are provided on the channel layer; a cap layer that is provided at least between the source electrode and the gate electrode and between the gate electrode and the drain electrode and is made of GaN; a recess portion that is provided in the cap layer between the gate electrode and the drain electrode; and a thick portion that is provided in the cap layer between the recess portion and the drain electrode and has a thickness larger than the recess portion.Type: ApplicationFiled: January 10, 2011Publication date: July 14, 2011Applicant: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Fumikazu Yamaki, Kazutaka Inoue
-
Patent number: 7977713Abstract: Semiconductor devices are described wherein current flow in the device is confined between the rectifying junctions (e.g., p-n junctions or metal-semiconductor junctions). The device provides non-punch-through behavior and enhanced current conduction capability. The devices can be power semiconductor devices as such as Junction Field-Effect Transistors (VJFETs), Static Induction Transistors (SITs), Junction Field Effect Thyristors, or JFET current limiters. The devices can be made in wide bandgap semiconductors such as silicon carbide (SiC). According to some embodiments, the device can be a normally-off SiC vertical junction field effect transistor. Methods of making the devices and circuits comprising the devices are also described.Type: GrantFiled: May 8, 2008Date of Patent: July 12, 2011Assignee: Semisouth Laboratories, Inc.Inventors: Igor Sankin, David C. Sheridan, Joseph Neil Merrett
-
Patent number: 7973318Abstract: A schottky diode includes a SiC substrate which has a first surface and a second surface facing away from the first surface, a semiconductor layer which is formed on the first surface of the SiC substrate, a schottky electrode which is in contact with the semiconductor layer, and an ohmic electrode which is in contact with the second surface of the SiC substrate. The first surface of the SiC substrate is a (000-1) C surface, upon which the semiconductor layer is formed.Type: GrantFiled: October 18, 2007Date of Patent: July 5, 2011Assignee: Rohm Co., Ltd.Inventors: Shingo Ohta, Tatsuya Kiriyama, Takashi Nakamura, Yuji Okamura
-
Publication number: 20110156052Abstract: A semiconductor device having a JFET includes: a substrate made of semi-insulating semiconductor material; a gate region in a surface portion of the substrate; a channel region disposed on and contacting the gate region; a source region and a drain region disposed on both sides of the gate region so as to sandwich the channel region, respectively; a source electrode electrically coupled with the source region; a drain electrode electrically coupled with the drain region; and a gate electrode electrically coupled with the gate region. An impurity concentration of each of the source region and the drain region is higher than an impurity concentration of the channel region.Type: ApplicationFiled: December 16, 2010Publication date: June 30, 2011Applicant: DENSO CORPORATIONInventors: Rajesh Kumar Malhan, Yuuichi Takeuchi, Naohiro Sugiyama
-
Publication number: 20110156058Abstract: A method for producing a silicon carbide single crystal substrate according to the present invention includes steps of: (A) preparing a silicon carbide single crystal substrate having a mechanically polished main face; (B) performing chemical mechanical polishing on the main face of the silicon carbide single crystal substrate using a polishing slurry containing abrasive grains dispersed therein to finish the main face as a mirror surface; (C?1) oxidizing at least a part of the main face finished as a mirror surface by a gas phase to form an oxide; and (C?2) removing the oxide.Type: ApplicationFiled: February 4, 2010Publication date: June 30, 2011Applicant: HITACHI METALS, LTD.Inventors: Tsutomu Hori, Taisuke Hirooka
-
Publication number: 20110156054Abstract: A silicon carbide semiconductor device having a JFET or a MOSFET includes a semiconductor substrate and a trench. The semiconductor substrate has a silicon carbide substrate, a drift layer on the silicon carbide substrate, a first gate region on the drift layer, and a source region on the first gate region. The trench has a strip shape with a longitudinal direction and reaches the drift layer by penetrating the source region and the first gate region. The trench is filled with a channel layer and a second gate region on the channel layer. The source region is not located at an end portion of the trench in the longitudinal direction.Type: ApplicationFiled: December 22, 2010Publication date: June 30, 2011Applicant: DENSO CORPORATIONInventors: Yuuichi TAKEUCHI, Rajesh Kumar Malhan, Naohiro Sugiyama
-
Publication number: 20110147767Abstract: There is provided a semiconductor device including an ohmic junction layer which is excellent in surface flatness and uniformity of composition in an interface with a semiconductor substrate and thus can give a sufficiently high adhesiveness with a Schottky junction layer.Type: ApplicationFiled: August 20, 2009Publication date: June 23, 2011Applicant: SHOWA DENKO K.K.Inventors: Akihiro Matsuse, Kotaro Yano
-
Publication number: 20110147765Abstract: The present disclosure provides an integrated circuit. The integrated circuit includes a first operational device having a first transistor of a first composition; a second operational device having a second transistor of the first composition; and an isolation transistor disposed between the first and second transistors, the isolation transistor having a second composition different from the first composition.Type: ApplicationFiled: December 17, 2009Publication date: June 23, 2011Applicant: TAIWAN SEMICONDUCTOR MANUFATCURING COMPANY, LTD.Inventors: Li-Ping Huang, Chih-Hsiang Huang, Ka-Hing Fung, Chung-Cheng Wu, Haiting Wang
-
Publication number: 20110127543Abstract: A semiconductor device includes a substrate, a semiconductor element disposed on the main surface of the substrate and generating a heat of 200° C. or more, an enclosure surrounding the semiconductor element, and a liquid sealant containing a heat-resistant oil. The enclosure controls the flow of the sealant and seals the semiconductor element.Type: ApplicationFiled: October 6, 2010Publication date: June 2, 2011Applicant: KABUSHIKI KAISHA YASKAWA DENKIInventor: Kensuke AKIYOSHI
-
Publication number: 20110127640Abstract: The present invention relates to a method for relaxing a strained material layer by providing a strained material layer and a low-viscosity layer formed on a first face of the strained material layer; forming a stiffening layer on at least one part of a second face of the strained material layer opposite to the first face thereby forming a multilayer stack; and subjecting the multilayer stack to a heat treatment thereby at least partially relaxing the strained material layer.Type: ApplicationFiled: July 2, 2009Publication date: June 2, 2011Inventor: Bruce Faure
-
Publication number: 20110108853Abstract: A compound semiconductor device having reduced contact resistance to an electrode is provided. The compound semiconductor device includes an n-substrate 3 comprising a hexagonal compound semiconductor GaN and having surfaces S1 and S2; an n-electrode 13 formed on the surface S1 of the n-substrate 3; a layered product having an n-cladding layer 5, an active layer 7, a p-cladding layer 9, and a contact layer 11 formed on the surface S2 of the n-substrate 3; and a p-electrode 15 formed on the p-cladding layer 9. The number of N atoms contained on the surface S1 of the n-substrate 3 is more than the number of Ga atoms contained on the surface S1. The electrode formed on the surface S1 is an n-electrode 13. The surface S1 has an oxygen concentration of not more than 5 atomic percent. The number of Ga atoms contained on the surface S3 of the contact layer 11 is more than the number of N atoms contained on the surface S3. The electrode formed on the surface S3 is a p-electrode 15.Type: ApplicationFiled: July 13, 2010Publication date: May 12, 2011Applicant: Sumitomo Electric Industires, Ltd.Inventors: Masahiro ADACHI, Shinji Tokuyama, Koji Katayama
-
Publication number: 20110101374Abstract: Metal oxide semiconductor (MOS) power devices are provided including a MOS channel including a semiconductor material having high electron mobility on a silicon carbide (SiC) layer. Related methods are also provided herein.Type: ApplicationFiled: October 30, 2009Publication date: May 5, 2011Inventors: Sei-Hyung Ryu, Qingchun Zhang
-
Publication number: 20110101375Abstract: Semiconductor switching devices include a wide band-gap drift layer having a first conductivity type (e.g., n-type), and first and second wide band-gap well regions having a second conductivity type (e.g., p-type) on the wide band-gap drift layer. First and second wide band-gap source/drain regions of the first conductivity type are on the first and second wide band-gap well regions, respectively. A wide band-gap JFET region having the first conductivity type is provided between the first and second well regions. This JFET region includes a first local JFET region that is adjacent a side surface of the first well region and a second local JFET region that is adjacent a side surface of the second well region. The local JFET regions have doping concentrations that exceed a doping concentration of a central portion of the JFET region that is between the first and second local JFET regions of the JFET region.Type: ApplicationFiled: November 3, 2009Publication date: May 5, 2011Inventor: Qingchun Zhang
-
Patent number: 7935628Abstract: A low on-resistance silicon carbide semiconductor device is provided to include an ohmic electrode of low contact resistance and high adhesion strength formed on a lower surface of silicon carbide. Specifically, the silicon carbide semiconductor device includes at least an insulating film, formed on an upper surface of a silicon carbide substrate, and includes at least an ohmic electrode, formed of an alloy comprising nickel and titanium, or formed of a silicide comprising nickel and titanium, and which is formed on the lower surface of the silicon carbide substrate.Type: GrantFiled: August 1, 2007Date of Patent: May 3, 2011Assignee: National Institute for Advanced Industrial Science and TechnologyInventors: Shinsuke Harada, Makoto Katou, Kenji Fukuda, Tsutomu Yatsuo
-
Patent number: 7935987Abstract: Group III nitride layers have a wide range of uses in electronics and optoelectronics. Such layers are generally grown on substrates such as sapphire, SiC and recently Si(111). For the purpose inter alia of integration with Si-CMOS electronics, growth on Si(001) is indicated, which is possible only with difficulty because of the different symmetries and is currently limited solely to misoriented Si(001) substrates, which restricts the range of use. In addition, the layer quality is not at present equal to that produced on Si(111) material. Growth on exactly oriented Si(001) and an improvement in material quality can now be simply achieved by a modification of the surface structure possible with a plurality of methods.Type: GrantFiled: November 28, 2007Date of Patent: May 3, 2011Assignee: AZZURO Semiconductors AGInventors: Fabian Schulze, Armin Dadgar, Alois Krost
-
Publication number: 20110095305Abstract: The semiconductor device includes: a substrate 2 and a drift layer 3a, which are made of a wide-bandgap semiconductor; a p-type well 4a and a first n-type doped region 5, which are defined in the drift layer; a source electrode 5, which is electrically connected to the first n-type doped region 5; a second n-type doped region 30 arranged between its own well 4a and an adjacent unit cell's well 4a; a gate insulating film 7b, which covers at least partially the first and second n-type doped regions and the well 4a; a gate electrode 8 arranged on the gate insulating film; and a third n-type doped region 31, which is arranged adjacent to the second n-type doped region so as to cover one of the vertices of the unit cell and which has a dopant concentration that is higher than the drift layer and lower than the second n-type doped region.Type: ApplicationFiled: August 20, 2009Publication date: April 28, 2011Inventors: Kenya Yamashita, Chiaki Kudou