Controllable By Variation Of Magnetic Field Applied To Device (epo) Patents (Class 257/E29.323)
-
Patent number: 8372661Abstract: A STT-RAM MTJ that minimizes spin-transfer magnetization switching current (Jc) is disclosed. The MTJ has a MgO tunnel barrier layer formed with a natural oxidation process to achieve a low RA (10 ohm-um2) and a Fe or Fe/CoFeB/Fe free layer which provides a lower intrinsic damping constant than a CoFeB free layer. A Fe, FeB, or Fe/CoFeB/Fe free layer when formed with a MgO tunnel barrier (radical oxidation process) and a CoFeB AP1 pinned layer in a MRAM MTJ stack annealed at 360° C. provides a high dR/R (TMR)>100% and a substantial improvement in read margin with a TMR/Rp_cov=20. High speed measurement of 100 nm×200 nm oval STT-RAM MTJs has shown a Jc0 for switching a Fe free layer is one half that for switching an amorphous CO40Fe40B20 free layer. A Fe/CoFeB/Fe free layer configuration allows the Hc value to be increased for STT-RAM applications.Type: GrantFiled: October 31, 2007Date of Patent: February 12, 2013Assignee: MagIC Technologies, Inc.Inventors: Cheng T. Horng, Ru-Ying Tong, Chyu-Jiuh Torng, Witold Kula
-
Publication number: 20130032907Abstract: BEOL memory cells are described that include one or more sidewall protection layers on the memory device (including, for example, an MTJ element) deposited prior to interconnect via etching to prevent the formation of electrical shorts between layers. One embodiment uses a single layer sidewall protection sleeve that is deposited after the memory device has been patterned. The layer material is vertically etched down to expose the upper surface of the top electrode while leaving a residual layer of protective material surrounding the rest of the memory device. The material for the protection layer is selected to resist the etchant used to remove the first dielectric material from the via in the subsequent interconnect process. A second embodiment uses dual-layer sidewall protection in which the first layer covers the memory element is preferably an oxygen-free dielectric and the second layer protects the first layer during via etching.Type: ApplicationFiled: August 1, 2011Publication date: February 7, 2013Inventors: Kimihiro Satoh, Yiming Huai, Jing Zhang, Ebrahim Abedifard
-
Publication number: 20130032910Abstract: A magnetic memory device includes a first fixing layer, a first tunnel barrier coupled to the first fixing layer, a free layer coupled to the first tunnel barrier and having a stacked structure including a first ferromagnetic layer, an oxide tunnel spacer, and a second ferromagnetic layer, a second tunnel barrier coupled to the free layer, and a second fixing layer coupled to the second tunnel barrier.Type: ApplicationFiled: October 3, 2011Publication date: February 7, 2013Inventors: Dong Ha Jung, Ki Seon Park, Guk Cheon Kim
-
Publication number: 20130032908Abstract: A method includes patterning a plurality of magnetic tunnel junction (MTJ) layers to form a MTJ stack, and forming a first dielectric cap layer over a top surface and on a sidewall of the MTJ stack. The step of patterning and the step of forming the first dielectric cap layer are in-situ formed in a same vacuum environment. A second dielectric cap layer is formed over and contacting the first dielectric cap layer.Type: ApplicationFiled: August 4, 2011Publication date: February 7, 2013Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Bang-Tai Tang, Cheng-Yuan Tsai
-
Patent number: 8368133Abstract: The invention includes a method of forming a semiconductor construction, such as an MRAM construction. A block is formed over a semiconductor substrate. First and second layers are formed over the block, and over a region of the substrate proximate the block. The first and second layers are removed from over the block while leaving portions of the first and second layers over the region proximate the block. At least some of the first layer is removed from under the second layer to form a channel over the region proximate the block. A material, such as a soft magnetic material, is provided within the channel. The invention also includes semiconductor constructions.Type: GrantFiled: February 10, 2011Date of Patent: February 5, 2013Assignee: Micron Technology, Inc.Inventor: Joel A. Drewes
-
Publication number: 20130028013Abstract: Provided is a magnetoresistive effect element which uses a perpendicularly magnetized material and has a high TMR ratio. Intermediate layers 31, 32 composed of an element metal having a melting point of 1600° C. or an alloy containing the metal on an outside of a structure consisting of a CoFeB layer 41, an MgO barrier layer 10, and a CoFeB layer 42. By inserting the intermediate layers 31, 32, crystallization of the CoFeB layer during annealing is advanced from an MgO (001) crystal side, so that the CoFeB layer has a crystalline orientation in bcc (001).Type: ApplicationFiled: January 25, 2011Publication date: January 31, 2013Inventors: Shoji Ikeda, Hideo Ohno, Hiroyuki Yamamoto, Kenchi Ito, Hiromasa Takahashi
-
Publication number: 20130026585Abstract: According to an embodiment, a magnetoresistive random access memory (MRAM) device comprises a bottom electrode, a stack, a dielectric material, a dielectric layer, and a conductive material. The bottom electrode is over a substrate, and the stack is over the bottom electrode. The stack comprises a magnetic tunnel junction (MTJ) and a top electrode. The dielectric material is along a sidewall of the stack, and the dielectric material has a height greater than a thickness of the MTJ and less than a stack height. The dielectric layer is over the stack and the dielectric material. The conductive material extends through the dielectric layer to the top electrode of the stack.Type: ApplicationFiled: July 26, 2011Publication date: January 31, 2013Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Fu-Ting Sung, Shih-Chang Liu, Chia-Shiung Tsai
-
Publication number: 20130026439Abstract: Provided are semiconductor devices and methods of fabricating the same. The device may include lower interconnection lines, upper interconnection lines crossing the lower interconnection lines, selection elements disposed at intersections, respectively, of the lower and upper interconnection lines, and memory elements interposed between the selection elements and the upper interconnection lines, respectively. Each of the selection elements may be realized using a semiconductor pattern having a first sidewall, in which a first lower width is smaller than a first upper width, and a second sidewall, in which a second lower width is greater than a second upper width, the first and second sidewalls crossing each other.Type: ApplicationFiled: July 20, 2012Publication date: January 31, 2013Applicant: Samsung Electronics Co., LtdInventors: Byoungjae Bae, Jung-in Kim
-
Patent number: 8362581Abstract: Magnetic memory element includes recording layer changing magnetization direction by external magnetic field, having easy-axis and hard-axis crossing easy-axis, first conductive layer forming magnetic field in direction crossing direction of easy-axis at layout position of recording layer, second conductive layer extending in direction crossing first conductive layer and forming magnetic field in direction crossing direction of hard-axis at layout position of recording layer. Recording layer has at least part between first conductive layer and second conductive layer. Planar-shaped recording layer viewed from direction where first and second conductive layers and recording layer are laminated, has portion located on side and other portion located on other side, with respect to virtual first center line of first conductive layer along direction where first conductive layer extends viewed from lamination direction.Type: GrantFiled: March 28, 2011Date of Patent: January 29, 2013Assignee: Renesas Electronics CorporationInventors: Takashi Takenaga, Taisuke Furukawa, Takeharu Kuroiwa
-
Patent number: 8362579Abstract: A semiconductor device includes a housing defining a cavity, a magnetic sensor chip disposed in the cavity, and mold material covering the magnetic sensor chip and substantially filling the cavity. One of the housing or the mold material is ferromagnetic, and the other one of the housing or the mold material is non-ferromagnetic.Type: GrantFiled: May 20, 2009Date of Patent: January 29, 2013Assignee: Infineon Technologies AGInventors: Horst Theuss, Klaus Elian, Martin Petz
-
Patent number: 8363462Abstract: A magnetoresistive element which records information by supplying spin-polarized electrons to a magnetic material, includes a first pinned layer which is made of a magnetic material and has a first magnetization directed in a direction perpendicular to a film surface, a free layer which is made of a magnetic material and has a second magnetization directed in the direction perpendicular to the film surface, the direction of the second magnetization reversing by the spin-polarized electrons, and a first nonmagnetic layer which is provided between the first pinned layer and the free layer. A saturation magnetization Ms of the free layer satisfies a relationship 0?Ms<?{square root over ( )}{Jw/(6?At)}. Jw is a write current density, t is a thickness of the free layer, A is a constant.Type: GrantFiled: September 15, 2011Date of Patent: January 29, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Toshihiko Nagase, Masatoshi Yoshikawa, Eiji Kitagawa, Masahiko Nakayama, Tadashi Kai, Tatsuya Kishi, Hiroaki Yoda
-
Publication number: 20130020659Abstract: A magnetoresistive element according to an embodiment includes: a first ferromagnetic layer having an axis of easy magnetization in a direction perpendicular to a film plane; a second ferromagnetic layer having an axis of easy magnetization in a direction perpendicular to a film plane; a nonmagnetic layer placed between the first ferromagnetic layer and the second ferromagnetic layer; a first interfacial magnetic layer placed between the first ferromagnetic layer and the nonmagnetic layer; and a second interfacial magnetic layer placed between the second ferromagnetic layer and the nonmagnetic layer. The first interfacial magnetic layer includes a first interfacial magnetic film, a second interfacial magnetic film placed between the first interfacial magnetic film and the nonmagnetic layer and having a different composition from that of the first interfacial magnetic film, and a first nonmagnetic film placed between the first interfacial magnetic film and the second interfacial magnetic film.Type: ApplicationFiled: September 27, 2012Publication date: January 24, 2013Inventors: Tadaomi Daibou, Eiji Kitagawa, Yutaka Hashimoto, Masaru Tokou, Toshihiko Nagase, Katsuya Nishiyama, Koji Ueda, Makoto Nagamine, Tadashi Kai, Hiroaki Yoda
-
Patent number: 8357982Abstract: According to one embodiment, a magnetic memory according to an embodiment includes a magnetoresistive effect element and a fourth magnetic layer which is provided on the side surface of the magnetoresistive effect element via an insulating film. The magnetoresistive effect element has a first magnetic layer of which the magnetization direction is variable, a second magnetic layer of which the magnetization direction fixed, a third magnetic layer of which the magnetization direction parallel to a film plane is variable, and an intermediate layer between the first magnetic layer and the second magnetic layer. The fourth magnetic layer collects a magnetic field generated from the end of the third magnetic layer.Type: GrantFiled: August 31, 2010Date of Patent: January 22, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Takeshi Kajiyama
-
Publication number: 20130015539Abstract: A magnetic memory device capable of ensuring a constant TMR difference even when the margin in a thickness of a magnetic layer constituting a KO is small is provided. The magnetic memory device includes a first magnetic layer having a fixed magnetization direction, a magnetization fixing layer formed on the first magnetic layer, a tunnel barrier layer formed on the magnetization fixing layer, and a second magnetic layer formed on the tunnel barrier layer and having a changeable magnetization direction.Type: ApplicationFiled: September 22, 2011Publication date: January 17, 2013Inventor: Won Joon CHOI
-
Publication number: 20130015538Abstract: A magnetoresistive random access memory (MRAM) cell includes a magnetic tunnel junction (MTJ), a top electrode disposed over the MTJ, a bottom electrode disposed below the MTJ, and an induction line disposed to one side of the MTJ. The induction line is configured to induce a perpendicular magnetic field at the MIJ.Type: ApplicationFiled: July 15, 2011Publication date: January 17, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Ming-Te LIU, Tien-Wei CHIANG, Ya-Chen KAO, Wen-Cheng CHEN
-
Publication number: 20130015543Abstract: A magnetic tunnel junction cell having a free layer, a ferromagnetic pinned layer, and a barrier layer therebetween. The free layer has a central ferromagnetic portion and a stabilizing portion radially proximate the central ferromagnetic portion. The construction can be used for both in-plane magnetic memory cells where the magnetization orientation of the magnetic layer is in the stack film plane and out-of-plane magnetic memory cells where the magnetization orientation of the magnetic layer is out of the stack film plane, e.g., perpendicular to the stack plane.Type: ApplicationFiled: September 12, 2012Publication date: January 17, 2013Applicant: SEAGATE TECHNOLOGY LLCInventors: Kaizhong Gao, Haiwen Xi
-
Publication number: 20130015541Abstract: A memory includes a semiconductor substrate. Cell transistors are on the substrate. Contact plugs each of which is buried between the adjacent cell transistors and electrically connected to a diffusion layer between the adjacent cell transistors. An interlayer dielectric film buries gaps between the contact plugs. A storage element is provided not above the contact plugs but above the interlayer dielectric film. A sidewall film covers a part of a side surface of the storage element, and is provided to overlap with one of the contact plugs as viewed from above a surface of the semiconductor substrate. A lower electrode is provided between a bottom of the storage element and the interlayer dielectric film and between the sidewall film and one of the contact plugs, and electrically connects the storage element to one of the contact plugs.Type: ApplicationFiled: March 20, 2012Publication date: January 17, 2013Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Hiroyuki KANAYA
-
Publication number: 20130015542Abstract: A magneto-electronic device includes a first electrode, a second electrode spaced apart from the first electrode, and an electric-field-controllable magnetic tunnel junction arranged between the first electrode and the second electrode. The electric-field-controllable magnetic tunnel junction includes a first ferromagnetic layer, an insulating layer formed on the first ferromagnetic layer, and a second ferromagnetic layer formed on the insulating layer. The first and second ferromagnetic layers have respective first and second magnetic anisotropies that are alignable substantially parallel to each other in a first state and substantially antiparallel in a second state of the electric-field-controllable magnetic tunnel junction.Type: ApplicationFiled: July 16, 2012Publication date: January 17, 2013Applicant: The Johns Hopkins UniversityInventors: Weigang Wang, Chia-Ling Chien
-
Publication number: 20130015850Abstract: The cost and size of an atomic magnetometer are reduced by attaching together a first die which integrates together a vapor cell, top and side photo detectors, and processing electronics, a second die which integrates together an optics package and a heater for the vapor cell, and a third die which integrates together a VCSEL, a heater for the VCSEL, and control electronics.Type: ApplicationFiled: July 14, 2011Publication date: January 17, 2013Inventors: Philipp Lindorfer, Peter J. Hopper, William French, Paul Mawson, Steven Hunt, Roozbeh Parsa
-
Publication number: 20130010532Abstract: According to one embodiment, a magnetoresistive element includes first and second magnetic layers and a first nonmagnetic layer. The first magnetic layer has an axis of easy magnetization perpendicular to a film plane, and a variable magnetization. The second magnetic layer has an axis of easy magnetization perpendicular to a film plane, and an invariable magnetization. The first nonmagnetic layer is provided between the first and second magnetic layers. The second magnetic layer includes third and fourth magnetic layers, and a second nonmagnetic layer formed between the third and fourth magnetic layers. The third magnetic layer is in contact with the first nonmagnetic layer and includes Co and at least one of Zr, Nb, Mo, Hf, Ta, and W.Type: ApplicationFiled: March 22, 2012Publication date: January 10, 2013Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Toshihiko Nagase, Eiji Kitagawa, Katsuya Nishiyama, Tadashi Kai, Koji Ueda, Daisuke Watanabe
-
Publication number: 20130009125Abstract: A semiconductor device includes an insulation layer including a cell contact hole, and a switching device in the cell contact hole, at least a part of a top surface of the switching device being inclined with respect to an axial direction of the cell contact hole.Type: ApplicationFiled: June 26, 2012Publication date: January 10, 2013Inventors: Jong-hyun PARK, Jae-hee Oh, Kyu-sul Park
-
Publication number: 20130009260Abstract: A method and system provide a magnetic junction usable in a magnetic device. The magnetic junction includes a pinned layer, a nonmagnetic spacer layer, and a free layer. The nonmagnetic spacer layer is between the pinned layer and the free layer. The magnetic junction is configured such that the free layer is switchable between a plurality of stable magnetic states when a write current is passed through the magnetic junction. At least one of the free layer and the pinned layer include at least one half-metal.Type: ApplicationFiled: June 14, 2012Publication date: January 10, 2013Inventors: Dmytro Apalkov, Xueti Tang, Mohamad Towfik Krounbi, Vladimir Nikitin, Alexey Vasilyevitch Khvalkovskiy
-
Publication number: 20130009258Abstract: A tunneling magnetoresistance sensor including a substrate, an insulating layer, a tunneling magnetoresistance component and an electrode array is provided. The insulating layer is disposed on the substrate. The tunneling magnetoresistance component is embedded in the insulating layer. The electrode array is formed in a single metal layer and disposed in the insulating layer either below or above the TMR component. The electrode array includes a number of separate electrodes. The electrodes are electrically connected to the tunneling magnetoresistance component to form a current-in-plane tunneling conduction mode. The tunneling magnetoresistance sensor in this configuration can be manufactured with a reduced cost and maintain the high performance at the same time.Type: ApplicationFiled: December 21, 2011Publication date: January 10, 2013Applicant: Voltafield Technology CorporationInventors: CHIEN-MIN LEE, KUANG-CHING CHEN, FU-TAI LIOU
-
Publication number: 20130009259Abstract: According to one embodiment, a magnetoresistive element includes the following configuration. A first magnetic layer has an invariable magnetization. A second magnetic layer has a variable magnetization. A nonmagnetic layer is provided between the first and the second magnetic layers. The first magnetic layer has a structure in which first, second and third magnetic material films and a nonmagnetic material film are stacked. The first magnetic material film is provided in contact with the nonmagnetic layer, the nonmagnetic material film is provided in contact with the first magnetic material film, the second magnetic material film is provided in contact with the nonmagnetic material film, and the third magnetic material film is provided in contact with the second magnetic material film. The second magnetic material film has a Co concentration higher than that of the first magnetic material film.Type: ApplicationFiled: March 19, 2012Publication date: January 10, 2013Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Daisuke WATANABE, Katsuya NISHIYAMA, Toshihiko NAGASE, Koji UEDA, Tadashi KAI
-
Publication number: 20130009261Abstract: A spin-current switchable magnetic memory element includes a plurality of magnetic layers including a perpendicular magnetic anisotropy component, at least one of the plurality of magnetic layers including an alloy of a rare-earth metal and a transition metal, and at least one barrier layer formed adjacent to at least one of the plurality of magnetic layers.Type: ApplicationFiled: September 14, 2012Publication date: January 10, 2013Inventors: Jonathan Zanhong Sun, Stuart Stephen Papworth Parkin
-
Patent number: 8350347Abstract: The invention relates to a writable magnetic element comprising a stack of layers presenting a write magnetic layer, wherein the stack has a central layer of at least one magnetic material presenting a direction of magnetization that is perpendicular to the plane of the central layer, said central layer being sandwiched between first and second outer layers of non-magnetic materials, the first outer layer comprising a first non-magnetic material and the second outer layer comprising a second non-magnetic material that is different from the first non-magnetic material, at least the second non-magnetic material being electrically conductive, and wherein it includes a device for causing current to flow through the second outer layer in a current flow direction parallel to the plane of the central layer, and a device for applying a magnetic field along a magnetic field direction that is perpendicular to the plane of the central layer.Type: GrantFiled: October 6, 2010Date of Patent: January 8, 2013Assignees: Centre National de la Recherche Scientifique, Commissariat a l'Energie Atomique et aux Energies Alternatives, Universite Joseph Fourier, Institut Catala de Nanotechnologia, Institucio Catalana de Recerca I Estudis Avancats (ICREA)Inventors: Gilles Gaudin, Ioan Mihai Miron, Pietro Gambardella, Alain Schuhl
-
Publication number: 20130001717Abstract: Thin film perpendicular magnetic multilayer structures which can be used in various thin film magnetic structures are described. One multilayer structure embodiment is formed by interlacing a soft magnetic layer and a FePt based magnetic layer in N repeats, where N is a positive integer. Various MRAM MTJ structures are described using multilayer structure embodiments for a free layer, a reference layer, and a pinned layer according to the invention.Type: ApplicationFiled: June 29, 2012Publication date: January 3, 2013Inventors: Yuchen Zhou, Yiming Huai, Rajiv Yadav Ranjan, Jing Zhang, Roger Klas Malmhall
-
Publication number: 20130001718Abstract: Magnetic tunnel junctions having a specular insulative spacer are disclosed. The magnetic tunnel junction includes a free magnetic layer, a reference magnetic layer, an electrically insulating and non-magnetic tunneling barrier layer separating the free magnetic layer from the reference magnetic layer, and an electrically insulating and electronically reflective layer positioned to reflect at least a portion of electrons back into the free magnetic layer.Type: ApplicationFiled: September 12, 2012Publication date: January 3, 2013Applicant: SEAGATE TECHNOLOGY LLCInventors: Yuankai Zheng, Dimitar V. Dimitrov, Wei Tian, Dexin Wang, Zheng Gao, Xiaobin Wang
-
Publication number: 20130001716Abstract: In accordance with an embodiment, a magnetoresistive element includes a lower electrode, a first magnetic layer on the lower electrode, a first diffusion prevention layer on the first magnetic layer, a first interfacial magnetic layer on the first metal layer, a nonmagnetic layer on the first interfacial magnetic layer, a second interfacial magnetic layer on the nonmagnetic layer, a second diffusion prevention layer on the second interfacial magnetic layer, a second magnetic layer on the second diffusion prevention layer, and an upper electrode layer on the second magnetic layer. The ratio of a crystal-oriented part to the other part in the second interfacial magnetic layer is higher than the ratio of a crystal-oriented part to the other part in the first interfacial magnetic layer.Type: ApplicationFiled: March 20, 2012Publication date: January 3, 2013Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Koji Yamakawa, Katsuaki Natori, Daisuke Ikeno, Tadashi Kai
-
Publication number: 20130001721Abstract: A magnetic tunnel junction includes an amorphous ferromagnetic reference layer having a first reference layer side and an opposing second reference layer side. The first reference layer side has a greater concentration of boron than the second reference layer side. A magnesium oxide tunnel barrier layer is disposed on the second side of the amorphous ferromagnetic reference layer. The magnesium oxide tunnel barrier layer has a crystal structure. An amorphous ferromagnetic free layer is disposed on the magnesium oxide tunnel barrier layer.Type: ApplicationFiled: September 13, 2012Publication date: January 3, 2013Applicant: SEAGATE TECHNOLOGY LLCInventors: Xilin Peng, Konstantin Nikolaev, Taras Pokhil, Victor Sapozhnikov, Yonghua Chen
-
Publication number: 20130001720Abstract: A magnetic cell includes a ferromagnetic free layer having a free magnetization orientation direction and a first ferromagnetic pinned reference layer having a first reference magnetization orientation direction that is parallel or anti-parallel to the free magnetization orientation direction. A first oxide barrier layer is between the ferromagnetic free layer and the first ferromagnetic pinned reference layer. The magnetic cell further includes a second ferromagnetic pinned reference layer having a second reference magnetization orientation direction that is orthogonal to the first reference magnetization orientation direction. The ferromagnetic free layer is between the first ferromagnetic pinned reference layer and the second ferromagnetic pinned reference layer.Type: ApplicationFiled: September 13, 2012Publication date: January 3, 2013Applicant: SEAGATE TECHNOLOGY LLCInventors: Yuankai Zheng, Zheng Gao, Wenzhong Zhu, Wonjoon Jung, Haiwen Xi
-
Publication number: 20130001715Abstract: In accordance with an embodiment, a magnetoresistive element includes a lower electrode, a first magnetic layer on the lower electrode, a first interfacial magnetic layer on the first magnetic layer, a nonmagnetic layer on the first interfacial magnetic layer, a second interfacial magnetic layer on the nonmagnetic layer, a second magnetic layer on the second interfacial magnetic layer; and an upper electrode layer on the second magnetic layer. Either the first magnetic and interfacial magnetic layers or the second magnetic and interfacial magnetic layers constitute a storage layer. The other layers of the first magnetic and interfacial magnetic layers and the second magnetic and interfacial magnetic layers constitute a reference layer. The lower electrode includes an alloy layer or mixture layer of a precious metal and a transition element or a rare earth element, or comprises a conductive oxide layer.Type: ApplicationFiled: March 20, 2012Publication date: January 3, 2013Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Koji YAMAKAWA, Katsuaki NATORI, Daisuke IKENO
-
Publication number: 20130001652Abstract: According to one embodiment, a magnetoresistive element includes a storage layer having a variable and perpendicular magnetization, a tunnel barrier layer on the storage layer, a reference layer having an invariable and perpendicular magnetization on the tunnel barrier layer, a hard mask layer on the reference layer, and a sidewall spacer layer on sidewalls of the reference layer and the hard mask layer. An in-plane size of the reference layer is smaller than an in-plane size of the storage layer. A difference between the in-plane sizes of the storage layer and the reference layer is 2 nm or less. The sidewall spacer layer includes a material selected from a group of a diamond, DLC, BN, SiC, B4C, Al2O3 and AlN.Type: ApplicationFiled: March 23, 2012Publication date: January 3, 2013Inventors: Masatoshi Yoshikawa, Satoshi Seto, Hideaki Harakawa, Jyunichi Ozeki, Tatsuya Kishi, Keiji Hosotani
-
Publication number: 20130001714Abstract: According to one embodiment, a magnetoresistive element includes a storage layer having a perpendicular and variable magnetization, a reference layer having a perpendicular and invariable magnetization, a shift adjustment layer having a perpendicular and invariable magnetization in a direction opposite to a magnetization of the reference layer, a first nonmagnetic layer between the storage layer and the reference layer, and a second nonmagnetic layer between the reference layer and the shift adjustment layer. A switching magnetic field of the reference layer is equal to or smaller than a switching magnetic field of the storage layer, and a magnetic relaxation constant of the reference layer is larger than a magnetic relaxation constant of the storage layer.Type: ApplicationFiled: March 19, 2012Publication date: January 3, 2013Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Katsuya Nishiyama, Hisanori Aikawa, Tadashi Kai, Toshihiko Nagase, Koji Ueda, Hiroaki Yoda
-
Publication number: 20130000136Abstract: A magnetoresistive element formed by a strip of magnetoresistive material which extends on a substrate of semiconductor material having an upper surface. The strip comprises at least one planar portion which extends parallel to the upper surface, and at least one transverse portion which extends in a direction transverse to the upper surface. The transverse portion is formed on a transverse wall of a dig. By providing a number of magnetoresistive elements perpendicular to one another it is possible to obtain an electronic compass that is insensitive to oscillations with respect to the horizontal plane parallel to the surface of the Earth.Type: ApplicationFiled: September 10, 2012Publication date: January 3, 2013Applicant: STMICROELECTRONICS S.R.L.Inventors: Benedetto Vigna, Simone Sassolini, Lorenzo Baldo, Francesco Procopio
-
Publication number: 20130001713Abstract: According to one embodiment, a magnetoresistive element includes the following configuration. First nonmagnetic layer is provided between the first magnetic layer (storage layer) and the second magnetic layer (reference layer). Third magnetic layer is formed on a surface of the storage layer, which is opposite to a surface on which the first nonmagnetic layer is formed. Fourth magnetic layer is formed on a surface of the reference layer, which is opposite to a surface on which the first nonmagnetic layer is formed. The third and fourth magnetic layers have a magnetization antiparallel to the magnetization of the storage layer. Second nonmagnetic layer is located between the storage and third magnetic layers. Third nonmagnetic layer is located between the reference and fourth magnetic layers. The thickness of the fourth magnetic layer is smaller than that of the third magnetic layer.Type: ApplicationFiled: March 19, 2012Publication date: January 3, 2013Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Koji Ueda, Katsuya Nishiyama, Toshihiko Nagase, Daisuke Watanabe, Eiji Kitagawa, Tadashi Kai
-
Publication number: 20130001719Abstract: A process manufactures an interaction structure for a storage medium. The process includes forming a first interaction head provided with a first conductive region having a sub-lithographic dimension. The step of forming a first interaction head includes: forming on a surface a first delimitation region having a side wall; depositing a conductive portion having a deposition thickness substantially matching the sub-lithographic dimension on the side wall; and then defining the conductive portion. The sub-lithographic dimension preferably is between 1 and 50 nm, more preferably 20 nm.Type: ApplicationFiled: September 12, 2012Publication date: January 3, 2013Applicant: STMICROELECTRONICS S.R.L.Inventors: Caterina Riva, Bruno Murari, Giovanni Frattini
-
Patent number: 8344433Abstract: Magnetic tunnel junctions (MTJs) and methods of forming same are disclosed. A pinned layer is disposed in the MTJ such that a free layer of the MTJ can couple to a drain of an access transistor when provided in a magnetic random access memory (MRAM) bitcell. This structure alters the write current flow direction to align the write current characteristics of the MTJ with write current supply capability of an MRAM bitcell employing the MTJ. As a result, more write current can be provided to switch the MTJ from a parallel (P) to anti-parallel (AP) state. An anti-ferromagnetic material (AFM) layer is provided on the pinned layer to fix pinned layer magnetization. To provide enough area for depositing the AFM layer to secure pinned layer magnetization, a pinned layer having a pinned layer surface area greater than a free layer surface area of the free layer is provided.Type: GrantFiled: April 14, 2009Date of Patent: January 1, 2013Assignee: QUALCOMM IncorporatedInventors: Xiaochun Zhu, Matthew Nowak, Xia Li, Seung H. Kang
-
Patent number: 8344467Abstract: A storage element includes: a storage layer configured to retain information based on a magnetization state of a magnetic material and include a perpendicular magnetization layer whose magnetization direction is in a direction perpendicular to a film plane, a non-magnetic layer, and a ferromagnetic layer that has an axis of easy magnetization along a direction in the film plane and has a magnetization direction inclined to a direction perpendicular to the film plane by an angle in a range from 15 degrees to 45 degrees, the storage layer being configured by stacking of the perpendicular magnetization layer and the ferromagnetic layer with intermediary of the non-magnetic layer and magnetic coupling between the perpendicular magnetization layer and the ferromagnetic layer; a magnetization pinned layer; and a non-magnetic intermediate layer.Type: GrantFiled: May 26, 2011Date of Patent: January 1, 2013Assignee: Sony CorporationInventors: Hiroyuki Ohmori, Masanori Hosomi, Kazuhiro Bessho, Yutaka Higo, Kazutaka Yamane, Hiroyuki Uchida
-
Publication number: 20120326250Abstract: Embodiments are directed to STT MRAM devices. One embodiment of an STT MRAM device includes a reference layer, a tunnel barrier layer, a free layer and one or more conductive vias. The reference layer is configured to have a fixed magnetic moment. In addition, the tunnel barrier layer is configured to enable electrons to tunnel between the reference layer and the free layer through the tunnel barrier layer. The free layer is disposed beneath the tunnel barrier layer and is configured to have an adaptable magnetic moment for the storage of data. The conductive via is disposed beneath the free layer and is connected to an electrode. Further, the conductive via has a width that is smaller than a width of the free layer such that a width of an active STT area for the storage of data in the free layer is defined by the width of the conductive via.Type: ApplicationFiled: June 24, 2011Publication date: December 27, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: MICHAEL C. GAIDIS, JANUSZ J. NOWAK, DANIEL C. WORLEDGE
-
Publication number: 20120327706Abstract: Techniques are provided for programming a spin torque transfer magnetic random access memory (STT-MRAM) cell using a unidirectional and/or symmetrical programming current. A unidirectional programming current flows through the free region of the STT-MRAM cell in one direction to switch the magnetization of the free region in at least two different directions. A symmetrical programming current switches the magnetization of the free region to either of the two different directions using a substantially similar current magnitude. In some embodiments, the STT-MRAM cell includes two fixed regions, each having fixed magnetizations in opposite directions and a free region configured to be switched in magnetization to be either parallel with or antiparallel to the magnetization of one of the fixed regions. Switching the free region to different magnetization directions may involve directing the programming current through one of the two oppositely magnetized fixed regions.Type: ApplicationFiled: June 24, 2011Publication date: December 27, 2012Applicant: MICRON TECHNOLOGY, INC.Inventor: Jun Liu
-
Publication number: 20120326253Abstract: A method and system provide a magnetic junction. A free layer, a symmetry filter, and a pinned layer are provided. The free layer has a magnetic moment switchable between stable states when a write current is passed through the magnetic junction. The symmetry filter transmits charge carriers having a first symmetry with higher probability than charge carriers having another symmetry. The symmetry filter resides between the free layer and the pinned layer. The free layer and/or the pinned layer lies in a plane, has the charge carriers of the first symmetry in a spin channel at a Fermi level, lacks the charge carriers of the first symmetry at the Fermi level in another spin channel, and has a nonzero magnetic moment component perpendicular to the plane. The free layer and/or the pinned layer and the symmetry filter has at least one lattice mismatch of less than seven percent.Type: ApplicationFiled: July 13, 2012Publication date: December 27, 2012Inventor: William H. Butler
-
Publication number: 20120326252Abstract: According to one embodiment, a semiconductor memory device includes plural magneto-resistance elements. In the semiconductor memory device, each of the magneto-resistance elements includes: a first magnetic layer formed on a semiconductor substrate, the first magnetic layer having an easy axis of magnetization perpendicular to a film surface thereof; a non-magnetic layer formed on the first magnetic layer; a second magnetic layer formed on the non-magnetic layer, the second magnetic layer having an easy axis of magnetization perpendicular to a film surface thereof; and a sidewall film provided so as to cover a sidewall of each of the magneto-resistance elements with a protective film interposed therebetween, the sidewall film providing a tensile stress to the magneto-resistance element along the easy axis of magnetization.Type: ApplicationFiled: March 20, 2012Publication date: December 27, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Koji Yamakawa, Katsuaki Natori, Daisuke Ikeno, Yasuyuki Sonoda
-
Publication number: 20120326251Abstract: According to one embodiment, a semiconductor memory device includes plural magneto-resistance elements being two-dimensionally arrayed on a semiconductor substrate. In the semiconductor memory device, each of the magneto-resistance elements includes: a first magnetic layer formed on the semiconductor substrate; a non-magnetic layer formed on the first magnetic layer; and a second magnetic layer formed on the non-magnetic layer, and an insulating film buried between the magneto-resistance elements adjacent to each other, a powder made of a metallic material or a magnetic material being dispersed in the insulating film.Type: ApplicationFiled: March 20, 2012Publication date: December 27, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Koji Yamakawa, Daisuke Ikeno, Yasuyuki Sonoda
-
Patent number: 8338193Abstract: A semiconductor device includes a substrate, an insulator layer on the substrate, an inductor on the insulator layer, and a film including a ferromagnetic particle on the inductor.Type: GrantFiled: April 27, 2011Date of Patent: December 25, 2012Assignee: Renesas Electronics CorporationInventors: Masayuki Furumiya, Yasutaka Nakashiba
-
Patent number: 8338913Abstract: The inductance of an inductor is increased by forming a conductive wire to have a serpentine shape that weaves through a ferromagnetic core that has a number of segments that are connected together in a serpentine shape where each segment of the ferromagnetic core also has a number of sections that are connected together in a serpentine shape.Type: GrantFiled: November 10, 2010Date of Patent: December 25, 2012Assignee: National Semiconductor CorporationInventors: Peter Smeys, Andrei Papou, Peter J. Hopper
-
Patent number: 8334759Abstract: A semiconductor device (100) includes: a substrate (102); a bonding pad (110) provided above the substrate (102); and an inductor (112) provided above the substrate (102) and below the bonding pad (110) for carrying out signal transmission/reception to/from the external in a non-contact manner by electromagnetic induction.Type: GrantFiled: January 15, 2009Date of Patent: December 18, 2012Assignee: Renesas Electronics CorporationInventor: Yasutaka Nakashiba
-
Publication number: 20120314489Abstract: Systems and methods that enable direct communications between magnetic tunnel junctions are provided. In one embodiment, a device includes multiple input magnetic tunnel junctions and an output magnetic tunnel junction. The multiple input magnetic tunnel junctions are connected in parallel, and the output magnetic tunnel junction is connected in series to the input magnetic tunnel junctions. In another embodiment, a device includes a first magnetic tunnel junction, a second magnetic tunnel junction, and a nano-magnetic channel. Each of the first and the second magnetic tunnel junctions has a free layer, a nonmagnetic layer, and a fixed layer. The nano-magnetic channel connects the free layer of the first magnetic tunnel junction to the free layer of the second magnetic tunnel junction.Type: ApplicationFiled: May 18, 2012Publication date: December 13, 2012Applicant: Regents of the University of MinnesotaInventors: David J. Lilja, Jian-Ping Wang, Andrew P. Lyle, Shruti R. Patil, Jonathan D. Harms, Xiaofeng Yao
-
Publication number: 20120313191Abstract: A spin-torque magnetoresistive memory element has a high magnetoresistance and low current density. A free magnetic, layer is positioned between first and second spin polarizers. A first tunnel barrier is positioned between the first spin polarizer and the free magnetic layer and a second tunnel barrier is positioned between the second spin polarizer and the free magnetic layer. The magnetoresistance ratio of the second tunnel barrier has a value greater than double the magnetoresistance ratio of the first tunnel barrier.Type: ApplicationFiled: June 10, 2011Publication date: December 13, 2012Applicant: EVERSPIN TECHNOLOGIES, INC.Inventors: Renu WHIG, Jon SLAUGHTER, Nicholas RIZZO, Jijun SUN, Frederick MANCOFF, Dimitri HOUSSAMEDDINE
-
Publication number: 20120313193Abstract: Systems and methods for fabricating a multi-axis sensor are provided. In one implementation, a method comprises: fabricating a first die having a first active surface with first application electronics; fabricating a second die having a second active surface with second application electronics and a plurality of electrical connections that extend from the second application electronics to a side surface interface of the second die that is adjacent to the second active surface; aligning the side surface interface to be coplanar with the first active surface; and forming at least one electrical connection between the plurality of electrical connections and the first active surface.Type: ApplicationFiled: June 9, 2011Publication date: December 13, 2012Applicant: Honeywell International Inc.Inventors: Ryan W. Rieger, Lakshman Withanawasam, Ronald J. Jensen