Conductor-insulator-conductor Capacitor On Semiconductor Substrate (epo) Patents (Class 257/E29.343)
-
Publication number: 20090267184Abstract: A Metal-Insulator-Metal (MIM) capacitor structure and method of fabricating the same in an integrated circuit improve capacitance density in a MIM capacitor structure by utilizing a sidewall spacer extending along a channel defined between a pair of legs that define portions of the MIM capacitor structure. Each of the legs includes top and bottom electrodes and an insulator layer interposed therebetween, as well as a sidewall that faces the channel. The sidewall spacer incorporates a conductive layer and an insulator layer interposed between the conductive layer and the sidewall of one of the legs, and the conductive layer of the sidewall spacer is physically separated from the top electrode of the MIM capacitor structure. In addition, the bottom electrode of a MIM capacitor structure may be ammonia plasma treated prior to deposition of an insulator layer thereover to reduce oxidation of the electrode.Type: ApplicationFiled: October 24, 2008Publication date: October 29, 2009Applicants: NXP B.V.Inventors: Michael Olewine, Kevin Saiz
-
Publication number: 20090267183Abstract: When integrated circuits are mounted on a substrate, little space is often available for the required large number of bypass capacitors. A novel substrate structure therefore includes many closely spaced through-holes that extend from a first surface of the substrate to a second surface of the substrate. Each through-hole includes a first conducting layer, a dielectric layer, and a second conducting layer. The first and second conducting layers and the intervening dielectric layer constitute a via having a substantial capacitance (one picofarad). Some of the many vias provide bypass capacitance directly under the integrated circuits. A first set of vias supplies power from a power bus bar on one side of the substrate to the integrated circuits on the other side. A second set of vias sinks current from the integrated circuits on the other side, through the substrate, and to a ground bus bar on the one side.Type: ApplicationFiled: April 28, 2008Publication date: October 29, 2009Inventors: Dorota Temple, Robert O. Conn
-
Patent number: 7608881Abstract: A thin-film device comprises: a substrate; a flattening film made of an insulating material and disposed on the substrate; and a capacitor provided on the flattening film. The capacitor incorporates: a lower conductor layer disposed on the flattening film; a dielectric film disposed on the lower conductor layer; and an upper conductor layer disposed on the dielectric film. The thickness of the dielectric film falls within a range of 0.02 to 1 ?m inclusive and is smaller than the thickness of the lower conductor layer. The surface roughness in maximum height of the top surface of the flattening film is smaller than that of the top surface of the substrate and equal to or smaller than the thickness of the dielectric film. The surface roughness in maximum height of the top surface of the lower conductor layer is equal to or smaller than the thickness of the dielectric film.Type: GrantFiled: October 27, 2006Date of Patent: October 27, 2009Assignee: TDK CorporationInventors: Hajime Kuwajima, Masahiro Miyazaki, Akira Furuya
-
Publication number: 20090256238Abstract: Disclosed are a capacitor of a semiconductor device and a method of fabricating the same. The capacitor includes a capacitor top electrode, a capacitor bottom electrode aligned with a bottom surface and three lateral sides of the capacitor top electrode, and a capacitor insulating layer between the capacitor top electrode and the capacitor bottom electrode.Type: ApplicationFiled: June 25, 2009Publication date: October 15, 2009Inventor: Ki Min LEE
-
Publication number: 20090250787Abstract: A semiconductor storage device includes: a first conductive adhesive layer selectively formed over a semiconductor substrate; an insulating film formed on the semiconductor substrate to cover the first conductive adhesive layer and having an opening exposing a central part of the first conductive adhesive layer; and a capacitive element including a bottom electrode formed along a bottom surface and a wall surface of the opening, a capacitive insulating film formed on the bottom electrode, and a top electrode formed on the capacitive insulating film. The first conductive adhesive layer is in contact with the bottom electrode only at a bottom surface part of the opening which includes a corner where the bottom surface of the opening meets the wall surface thereof.Type: ApplicationFiled: March 23, 2009Publication date: October 8, 2009Inventor: Toshie Kutsunai
-
Publication number: 20090243036Abstract: Capacitor plates, capacitors, semiconductor devices, and methods of manufacture thereof are disclosed. In one embodiment, a capacitor plate includes at least one via and at least one conductive member coupled to the at least one via. The at least one conductive member comprises an enlarged region proximate the at least one via.Type: ApplicationFiled: March 31, 2008Publication date: October 1, 2009Inventor: Sun-Oo Kim
-
Publication number: 20090243039Abstract: Disclosed are an MIM (Metal-Insulator-Metal) capacitor and a method of manufacturing the same. The MIM capacitor includes: a lower metal layer and a lower metal interconnection on a substrate; a barrier metal layer on the lower metal layer; an insulating layer on the barrier metal layer; an upper metal layer on the insulating layer; an interlayer dielectric layer having a via hole on the lower metal interconnection; and a plug in the via hole.Type: ApplicationFiled: June 2, 2009Publication date: October 1, 2009Inventor: Bong Jun KIM
-
Publication number: 20090243037Abstract: A semiconductor device containing a cylindrical shaped capacitor and a method for manufacturing the same is presented. The semiconductor device includes a plurality of storage nodes and a support pattern. The plurality of storage nodes is formed over a semiconductor substrate. The support pattern is fixed to adjacent storage nodes in which the support pattern has a flowable insulation layer buried within the support pattern. The buried flowable insulation layer direct contacts adjacent storage nodes.Type: ApplicationFiled: October 30, 2008Publication date: October 1, 2009Inventor: Sung Min PARK
-
Patent number: 7592660Abstract: There is provided a semiconductor device which includes a base insulating film formed on a semiconductor substrate, a capacitor formed on the base insulating film, an interlayer insulating film covering the capacitor, a first layer metal wiring formed on the interlayer insulating film, a single-layer first insulating film which covers the interlayer insulating film and the first layer metal wiring and has a first film thickness above the first layer metal wiring, a first capacitor protective insulating film formed on the first insulating film, a first cover insulating film which is formed on the first capacitor protective insulating film and has a second film thickness thicker than the first film thickness, above the first layer metal wiring, a third hole formed in the insulating films on the first layer metal wiring, and a fifth conductive plug formed in the third hole.Type: GrantFiled: June 2, 2008Date of Patent: September 22, 2009Assignee: Fujitsu Microelectronics LimitedInventors: Kouichi Nagai, Wensheng Wang
-
Publication number: 20090230509Abstract: A capacitive structure formed in an Integrated Circuit (IC) includes a plurality of capacitor node conductor pairs, each including a first node conductor having a base portion and a plurality of finger portions and a second node conductor having a base portion and a plurality of finger portions that are inter digitized with the plurality of finger portions of the first node conductor. Dielectric is horizontally disposed between the first node conductor and the second node conductor. At least one dielectric layer vertically separates adjacent metal layers, each dielectric layer including dielectric disposed between the adjacent metal layers, a plurality of first node vias vertically connecting finger portions of first node conductors of the adjacent metal layers, and a plurality of second node vias vertically connecting finger portions of the second node conductors of the adjacent metal layers.Type: ApplicationFiled: November 20, 2008Publication date: September 17, 2009Applicant: Broadcom CorporationInventors: Malcolm MacIntosh, Arya Reza Behzad
-
Publication number: 20090230511Abstract: A method for forming a capacitor of a semiconductor device ensures charging capacity and improves leakage current characteristic. In the capacitor forming method, a semiconductor substrate formed with a storage node contact is prepared first. Next, a storage electrode is formed such that the storage electrode is connected to the storage node contact. Also, a dielectric film comprised of a composite dielectric of a SrTiO3 film and an anti-crystallization film is formed on the storage electrode. Finally, a plate electrode is formed on the dielectric film.Type: ApplicationFiled: May 26, 2009Publication date: September 17, 2009Inventor: Jong Bum PARK
-
Publication number: 20090230446Abstract: A semiconductor device includes an Si substrate having a first surface provided with semiconductor elements, such as a CMOS transistor and a diode, and a second surface opposite to the first surface. On one of the first and the second surfaces, a bypass capacitor is formed. The bypass capacitor includes a Vcc power supply layer and a GND layer which serve to supply a power supply voltage to the semiconductor element, and a high dielectric constant layer sandwiched between the Vcc power supply layer and the GND layer.Type: ApplicationFiled: March 17, 2008Publication date: September 17, 2009Inventor: Seisei Oyamada
-
Publication number: 20090230507Abstract: Structures and methods of forming an ideal MIM capacitor are disclosed. The single capacitor includes a first and a second metal structure overlying a substrate, a first dielectric material disposed between a first portion of the first metal structure and a first portion of the second metal structure. A second dielectric material is disposed between a second portion of the first metal structure and a second portion of the second metal structure. No first dielectric material is disposed between the second portion of the first and second metal structures, and no second dielectric material is disposed between the first portion of the first and second metal structures. The first and second dielectric material layers include materials with opposite coefficient of capacitance.Type: ApplicationFiled: March 13, 2008Publication date: September 17, 2009Inventors: Philipp Riess, Armin Fischer
-
Publication number: 20090224363Abstract: In a manufacturing method of a semiconductor device, an insulating film is formed on a first conductive film. By using a mask film having an opening that exposes the insulating film, anisotropic etching is performed to form a recess is formed in an upper part of the insulating film exposed to the opening and to cause a reaction product to adhere to a lower part of a sidewall portion of the mask film. Isotropic etching is then performed to decrease the sidewall portion of the mask film in a horizontal direction, and anisotropic etching is performed to etch the insulating film exposed at a bottom of the recess in a vertical direction while removing the reaction product adhering to the lower part of the sidewall portion of the mask film. Anisotropic etching is then performed to etch the insulating film present around the recess in the vertical direction to form a stepped portion, and also to etch the insulating film exposed at the bottom of the recess to expose the first conductive film.Type: ApplicationFiled: February 4, 2009Publication date: September 10, 2009Inventor: Hiroshi YOSHIDA
-
Publication number: 20090224359Abstract: An integrated circuit structure combining air-gaps and metal-oxide-metal (MOM) capacitors is provided. The integrated circuit structure includes a semiconductor substrate; a first metallization layer over the semiconductor substrate; first metal features in the first metallization layer; a second metallization layer over the first metallization layer; second metal features in the second metallization layer, wherein the first and the second metal features are non-capacitor features; a MOM capacitor having an area in at least one of the first and the second metallization layers; and an air-gap in the first metallization layer and between the first metal features.Type: ApplicationFiled: March 10, 2008Publication date: September 10, 2009Inventors: Chung-Long Chang, Ming-Shin Yeh, Chia-Yi Chen, David Ding-Chung Lu
-
Patent number: 7586143Abstract: A substrate is provided with a first wiring layer 111, an interlayer insulating film 132 on the first wiring layer 111, a hole 112A formed in the interlayer insulating film, a first metal layer 112 covering the hole 112A, a second metal layer 113 formed in the hole 112A, a dielectric insulating film 135 on the first metal layer 112, and second wiring layers 114-116 on the dielectric insulating film 135, wherein the first metal layer 112 constitutes at least part of the lower electrode, an area, facing the lower electrode, of the second wiring layers 114-116 constitutes the upper electrode, and a capacitor 160 is constructed of the lower electrode, the dielectric insulating film 135 and the upper electrode P1.Type: GrantFiled: January 26, 2006Date of Patent: September 8, 2009Assignee: Fujitsu Microelectronics LimitedInventor: Kenichi Watanabe
-
Publication number: 20090212392Abstract: A semiconductor device includes a first capacitor comprising a plurality of first unit capacitors interconnected to each other, each having a first unit capacitance; and a second capacitor comprising a plurality of second unit capacitors interconnected to each other, each having a second unit capacitance, wherein the first unit capacitors and the second unit capacitors have equal numbers of unit capacitors. The first unit capacitors and the second unit capacitors are arranged in an array with rows and columns and placed in an alternating pattern in each row and each column. The first and the second unit capacitors each have a total number greater than two.Type: ApplicationFiled: May 11, 2009Publication date: August 27, 2009Inventors: Chia-Yi Chen, Chung-Long Chang, Chih-Ping Chao
-
Publication number: 20090207649Abstract: A vertical transistor having a wrap-around-gate and a method of fabricating such a transistor. The wrap-around-gate (WAG) vertical transistors are fabricated by a process in which source, drain and channel regions of the transistor are automatically defined and aligned by the fabrication process, without photolithographic patterning.Type: ApplicationFiled: April 2, 2009Publication date: August 20, 2009Inventors: Sanh D. Tang, Robert J. Burke, Anand Srinivasan
-
Publication number: 20090194845Abstract: By forming metal capacitors in the metallization structures of semiconductor devices, complex manufacturing sequences in the device level may be avoided. The process of manufacturing the metal capacitors may be performed on the basis of well-established patterning regimes of modern metallization systems by using appropriately selected etch stop materials, which may enable a high degree of compatibility for forming via openings in a metallization layer while providing a capacitor dielectric of a desired high dielectric constant in the capacitor.Type: ApplicationFiled: July 15, 2008Publication date: August 6, 2009Inventors: Thomas Werner, Frank Feustel, Kai Frohberg
-
Publication number: 20090195967Abstract: The invention includes ALD-type methods in which two or more different precursors are utilized with one or more reactants to form a material. In particular aspects, the precursors are hafnium and aluminum, the only reactant is ozone, and the material is hafnium oxide predominantly in a tetragonal crystalline phase.Type: ApplicationFiled: April 13, 2009Publication date: August 6, 2009Applicant: MICRON TECHNOLOGY, INC.Inventors: Cancheepuram V. Srividya, Noel Rocklein, John Vernon, Jeff Nelson, F. Daniel Gealy, David Korn
-
Publication number: 20090189249Abstract: A semiconductor device includes a first and second structures formed in a first insulating layer, a lower metal interconnection formed in the second structure, a metal-insulator-metal (MIM) capacitor formed in the first structure, and first, second and third electrodes formed in the first structure and electrically connected to the MIM capacitor. The first electrode is a chip bottom metal (CBM) layer, the second electrode is a first chip top metal (CTM) layer and the third electrode is a second chip top metal (CTM) layer.Type: ApplicationFiled: March 13, 2009Publication date: July 30, 2009Inventor: Je-Sik Woo
-
Publication number: 20090189250Abstract: A capacitor has an MIM (Metal Insulator Metal) structure comprising a lower electrode formed in the interior of an electrode trench which is formed in an interlayer insulating film, a dielectric film formed over the lower electrode, and an upper electrode formed over the dielectric film. The upper electrode and the dielectric film are each formed with an area larger than the area of the lower electrode so that the whole of the lower electrode is positioned inside the upper electrode and the dielectric film. The reliability and production yield of the capacitor are improved.Type: ApplicationFiled: April 6, 2009Publication date: July 30, 2009Inventor: Katsuhiro TORII
-
Publication number: 20090184393Abstract: The structure strength of a memory capacitor is reduced as the height of the memory capacitor is increased, which results in collapse and a short circuit. This invention provides a capacitor with a special reinforced structure outside, wherein the reinforced structure extends upward from the bottom of the lower electrode of the capacitor to a height, thus reducing the deformation caused by the process loading and supplying sufficient capacitance. In addition, the height of the reinforced structure is adaptable to requirement. Thereby, even when the capacitors are connected with one another because the capacitors collapse, the capacitors are prevented from malfunction. Moreover, the reinforced structures can be connected to one another or not, and thus the structure strength of the capacitor arrays is increased. Besides, the process is simplified and the cost is also reduced.Type: ApplicationFiled: August 20, 2008Publication date: July 23, 2009Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Wen-Hwa Chen, Hsien-Chie Cheng, Yun-Chiao Chen, Su-Tsai Lu
-
Patent number: 7560799Abstract: A method for fabricating a contact of a semiconductor device structure includes forming a barrier layer that is entirely recessed within a contact aperture. A central region of the barrier layer may be recessed relative to at least a portion of an outer periphery of the barrier layer. Semiconductor device structures including such contacts are also disclosed. Such a contact may be part of a memory cell.Type: GrantFiled: August 20, 2007Date of Patent: July 14, 2009Assignee: Micron Technology, Inc.Inventor: Darwin A. Clampitt
-
Publication number: 20090166698Abstract: A capacitor with a mixed structure of a Metal Oxide Semiconductor (MOS) capacitor and a Poly-silicon Insulator Poly-silicon (PIP) capacitor includes a substrate and a diffusion junction region formed over the substrate. A high concentration diffusion junction region may be formed in a portion of the diffusion junction region. An oxide layer may be formed over the substrate, the oxide layer having an opening that exposes a portion of the high concentration diffusion junction region. A first polysilicon plate may be formed over a portion of the oxide layer and spaced from the opening, and a nitride layer may be formed over a portion of the first polysilicon plate. A sidewall may be formed over a side of the first polysilicon layer, over a side of the nitride layer, and over a portion of the oxide layer between the side of the polysilicon layer and the opening. A second polysilicon plate may be formed over the nitride layer, over the sidewall, and over the high concentration diffusion junction region.Type: ApplicationFiled: December 27, 2008Publication date: July 2, 2009Inventor: Nam-Joo Kim
-
Publication number: 20090166805Abstract: Disclosed are a metal insulator metal (MIM) capacitor and a method of manufacturing a MIM capacitor. The MIM capacitor includes a lower metal interconnection layer, a dielectric layer pattern formed on the lower metal interconnection layer, and a third metal layer pattern formed on the dielectric layer pattern. The dielectric layer pattern has a concave surface that can be formed by performing an isotropic etching process. Accordingly, the third metal layer pattern fills the concave surface, resulting in a larger surface contact area between the dielectric material and the metal material of the MIM capacitor.Type: ApplicationFiled: October 8, 2008Publication date: July 2, 2009Inventor: Jong Yong Yun
-
Publication number: 20090160021Abstract: The present invention is drawn to an MMIC capacitor comprising a dielectric material interposed between a metal top plate and a metal bottom plate; and a passivation layer having the composition of the dielectric material and applied to the capacitor components such that thickness of the layer eliminates a corona effect. The invention also includes a method for passivating a layer of SiNi material onto a top plate having a thickness sufficient to reduce a corona effect dependent on an applied voltage.Type: ApplicationFiled: December 19, 2007Publication date: June 25, 2009Inventor: Kevin L. Robinson
-
Publication number: 20090160022Abstract: The present invention relates to a method of fabricating a MIM structure capacitor. The method includes sequentially depositing a nitride film, a Ti film, and a TiN film over a lower electrode metal layer, the nitride film being an insulating layer, and a combination of the Ti/TiN layers being a upper metal electrode, for the MIM structure capacitor. The method further includes coating a photoresist layer on the upper electrode metal layer and patterning the photoresist layer, then selectively etching the upper metal electrode layer, and the nitride film by using the patterned photoresist layer as an etch mask, and finally removing nitride remaining on sidewalls of the MIM structure capacitor through a wet cleaning process.Type: ApplicationFiled: November 4, 2008Publication date: June 25, 2009Inventors: Taek Seung YANG, Kang Hyun LEE
-
Publication number: 20090160020Abstract: Structures and methods of forming moisture barrier capacitor on a semiconductor component are disclosed. The capacitor is located on the periphery of a semiconductor chip and includes an inner plate electrically connected to a voltage node, an outer plate with fins for electrically connecting to a different voltage node.Type: ApplicationFiled: December 21, 2007Publication date: June 25, 2009Inventors: Hans-Joachim Barth, Helmut Horst Tews
-
Publication number: 20090152677Abstract: A semiconductor device including: a conducting plug provided in an interlayer insulating film over a semiconductor substrate; and a capacitor including a lower electrode provided over the conducting plug, the lower electrode being connected to the conducting plug, a dielectric film provided on the lower electrode, and an upper electrode provided on the dielectric film. The lower electrode includes a conducting pillar and a conducting outer layer provided over at least a circumferential side surface of the conducting pillar. The dielectric film covers at least a circumferential side surface of the lower electrode, and is contact with the conducting outer layer.Type: ApplicationFiled: November 26, 2008Publication date: June 18, 2009Applicant: Elpida Memory, Inc.Inventor: Mitsuhiro Horikawa
-
Publication number: 20090146256Abstract: A method of forming a semiconductor device may include, but is not limited to, the following processes. A second insulating film may be formed over a first insulating film. At least one through-hole may be formed, which penetrates the first and second insulating films. At least one first electrode may be formed, which extends at least along the side wall of the at least one through-hole. The first inter-layer insulator may be removed, while using the second insulating film as a temporary supporter that supports the at least one first electrode. At least one permanent supporter may be formed, which supports the at least one first electrode. The second insulating film as the temporary supporter may be removed, while leaving the at least one permanent supporter to support the at least one first electrode.Type: ApplicationFiled: December 3, 2008Publication date: June 11, 2009Applicant: ELPIDA MEMORY, INC.Inventor: Toyonori ETO
-
Patent number: 7544580Abstract: A method for manufacturing passive components is disclosed. First, a substrate is provided, and a connecting region, a capacitor region and an inductance region are defined in the substrate. The substrate includes a first metal layer and an insulating layer on the first metal layer. Subsequently, the insulating layer is etched, and then the first metal layer is etched. Thus, an outer connecting pad in the connecting region and a bottom electrode in the capacitor region are formed simultaneously, and a part of the insulating layer on the bottom electrode remains. Thereafter, a dielectric layer is deposited, and then a dual damascene copper process is performed to form an inductance structure and a top electrode of a capacitor in the dielectric layer simultaneously. Next, a passive layer is deposited and an etching process is thereafter performed to expose the outer connecting pad.Type: GrantFiled: December 22, 2006Date of Patent: June 9, 2009Assignee: United Microelectronics Corp.Inventor: Hung-Lin Shih
-
Publication number: 20090140386Abstract: Provided is a semiconductor device which includes a capacitor element having a flat-plate-type lower electrode provided over a semiconductor substrate, a flat-plate-type TiN film provided over the lower electrode in parallel therewith, and a capacitor film provided between the lower electrode and the TiN film; and a first Cu plug brought into contact with the bottom surface of the lower electrode, and is composed of a metal material, wherein the capacitor film has a film which contains an organic molecule as a constituent.Type: ApplicationFiled: December 1, 2008Publication date: June 4, 2009Applicant: NEC ELECTRONICS CORPORATIONInventors: Ken INOUE, Tomoko INOUE
-
Patent number: 7541633Abstract: A PRAM and a fabricating method thereof are provided. The PRAM includes a transistor and a data storage capability. The data storage capability is connected to the transistor. The data storage includes a top electrode, a bottom electrode, and a porous PCM layer. The porous PCM layer is interposed between the top electrode and the bottom electrode.Type: GrantFiled: November 23, 2005Date of Patent: June 2, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-mock Lee, Jin-heong Yim, Yoon-ho Khang, Jin-seo Noh, Dong-seok Suh
-
Publication number: 20090134493Abstract: Provided is a semiconductor device including a MIM capacitor, and having excellent waterproof property and antioxidant property even when being formed between wiring layers. The semiconductor device includes a semiconductor substrate, a first insulating film formed on the semiconductor substrate, a first wiring layer embedded in the first insulating film, a wiring cap film for covering the first wiring layer, the MIM capacitor formed on the wiring cap film, a hydrogen barrier film for covering the MIM capacitor, a second insulating film formed on the hydrogen barrier film, conductive plugs passing through the second insulating film and the hydrogen barrier film, one of which being connected to an upper electrode of the MIM capacitor and the other of which being connected to a lower electrode of the MIM capacitor, and a second wiring layer connected to the conductive plugs, and the upper and lower electrodes of the MIM capacitor.Type: ApplicationFiled: November 5, 2008Publication date: May 28, 2009Applicant: NEC Electronics CorporationInventor: Takayuki Iwaki
-
Publication number: 20090127657Abstract: There is provided a semiconductor device which comprises a first interlayer insulating film (first insulating film) formed over a silicon (semiconductor) substrate, a capacitor formed on the first interlayer insulating film and having a lower electrode, a dielectric film, and an upper electrode, a fourth interlayer insulating film (second insulating film) formed over the capacitor and the first interlayer insulating film, and a metal pattern formed on the fourth interlayer insulating film over the capacitor and its periphery to have a stress in an opposite direction to the fourth interlayer insulating film. As a result, characteristics of the capacitor covered with the interlayer insulating film can be improved.Type: ApplicationFiled: December 3, 2008Publication date: May 21, 2009Applicant: FUJITSU LIMITEDInventor: Naoya Sashida
-
Publication number: 20090127655Abstract: A capacitor for the semiconductor device may include a bottom electrode formed over a semiconductor substrate, a dielectric film pattern formed over the bottom electrode, an insulating member formed over a peripheral portion of the top surface of the dielectric film pattern, and a top electrode formed over the insulating member and dielectric film pattern. Capacitor properties are improved and capacitor values are maintained as constant by reducing a parasitic capacitance generated from edges of a capacitor electrode. Therefore, embodiments make it possible to improve semiconductor device properties and yields.Type: ApplicationFiled: November 8, 2008Publication date: May 21, 2009Inventor: Seung-Min Lee
-
Patent number: 7535079Abstract: A method of making a semiconductor device includes the steps of: providing a semiconductor substrate (110, 510, 1010, 1610) having a patterned interconnect layer (120, 520, 1020, 1620) formed thereon; depositing a first dielectric material (130, 530, 1030, 1630) over the interconnect layer; depositing a first electrode material (140, 540, 1040, 1640) over the first dielectric material; depositing a second dielectric material (150, 550, 1050, 1650) over the first electrode material; depositing a second electrode material (160, 560, 1060, 1660) over the second dielectric material; patterning the second electrode material to form a top electrode (211, 611, 1111, 1611) of a first capacitor (210, 710, 1310, 1615); and patterning the first electrode material to form a top electrode (221, 721, 1221, 1621) of a second capacitor (220, 720, 1320, 1625), to form an electrode (212, 712, 1212, 1612) of the first capacitor, and to define a resistor (230, 730, 1330).Type: GrantFiled: September 4, 2007Date of Patent: May 19, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Thomas P. Remmel, Sriram Kalpat, Melvy F. Miller, Peter Zurcher
-
Patent number: 7531422Abstract: The present invention relates to a method for fabricating a capacitor in a semiconductor device through the use of hafnium-terbium oxide (Hf1-xTbxO) as a dielectric layer. The method includes the steps of: forming a lower electrode on a substrate; forming an amorphous hafnium-terbium oxide (Hf1-xTbxO) dielectric layer on the lower electrode; crystallizing the Hf1-xTbxO dielectric layer by performing a thermal process; and forming an upper electrode on the Hf1-xTbxO dielectric layer.Type: GrantFiled: January 11, 2007Date of Patent: May 12, 2009Assignee: Hynix Semiconductor Inc.Inventors: Kee-Jeung Lee, Jae-Sung Roh
-
Publication number: 20090115023Abstract: A capacitor of a semiconductor device and a method for manufacturing the same. In one example embodiment, a capacitor of a semiconductor device includes a first electrode, first dielectric layer, second electrode, second dielectric layer, and third electrode sequentially formed on a semiconductor substrate. The capacitor also includes a first contact coupled to the first electrode and to the third electrode. The capacitor further includes a second contact coupled to the second electrode.Type: ApplicationFiled: July 29, 2008Publication date: May 7, 2009Applicant: DONGBU HITEK CO., LTD.Inventor: Do Hun Kim
-
Patent number: 7528435Abstract: The invention encompasses methods of forming metal nitride proximate dielectric materials. The metal nitride comprises two portions, with one of the portions being nearer the dielectric material than the other. The portion of the metal nitride nearest the dielectric material is formed from a non-halogenated metal-containing precursor, and the portion of the metal nitride further from the dielectric material is formed from a halogenated metal-containing precursor. The methodology of the present invention can be utilized for forming capacitor constructions, with the portion of the metal nitride formed from the halogenated metal-containing precursor being incorporated into a capacitor electrode.Type: GrantFiled: June 28, 2006Date of Patent: May 5, 2009Assignee: Micron Technology, Inc.Inventors: Lingyi A. Zheng, Er-Xuan Ping
-
Publication number: 20090108401Abstract: A semiconductor device is disclosed. One embodiment provides a semiconductor chip. The semiconductor chip includes a first electrode of a capacitor. An insulating layer is arranged on top of the first electrode. A second electrode of the capacitor is applied over the insulating layer, wherein the second electrode is made of a conductive layer arranged over the semiconductor chip.Type: ApplicationFiled: October 26, 2007Publication date: April 30, 2009Applicant: INFINEON TECHNOLOGIES AGInventors: Thorsten Meyer, Grit Sommer, Ralf Plieninger
-
Publication number: 20090108403Abstract: In various embodiments, semiconductor structures and methods to manufacture these structures are disclosed. In one embodiment, a capacitor embedded in a dielectric material below the surface of a semiconductor substrate is disclosed. Other embodiments are described and claimed.Type: ApplicationFiled: October 2, 2008Publication date: April 30, 2009Inventor: Bishnu Prasanna Gogoi
-
Publication number: 20090108405Abstract: A conductive film embedded in a predetermined region on an upper surface of an insulation film and metallic wirings embedded so as to penetrate through the conductive film and protrudes into the insulation film constitute a lower electrode of an MIM capacitor.Type: ApplicationFiled: October 24, 2008Publication date: April 30, 2009Inventors: Itaru OOTANI, Shinichiro HAYASHI, Shinji NISHIURA
-
Patent number: 7525175Abstract: When a package substrate with a built-in capacitor includes a first thin-film small electrode 41aa and a second thin-film small electrode 42aa that are electrically short-circuited to each other via a pinhole P in a high-dielectric layer 43, a power supply post 61a and a via hole 61b are not formed in the first thin-film small electrode 41aa, and a ground post 62a and a via hole 62b are not formed in the second thin-film small electrode 42aa, either. As a result, the short-circuited small electrodes 41aa and 42aa are electrically connected to neither a power supply line nor a ground line, and become a potential independent from a power supply potential and a ground potential. Therefore, in the thin-film capacitor 40, only the portion where the short-circuited small electrodes 41aa and 42aa sandwich the high dielectric layer 43 loses the capacitor function, and portions where other thin-film small electrodes 41a and 42a sandwich the high dielectric layer 43 maintain the capacitor function.Type: GrantFiled: January 30, 2006Date of Patent: April 28, 2009Assignee: Ibiden Co., Ltd.Inventor: Takashi Kariya
-
Publication number: 20090102018Abstract: Container structures for use in integrated circuits and methods of their manufacture without the use of mechanical planarization such as chemical-mechanical planarization (CMP), thus eliminating CMP-induced defects and variations. The methods utilize localized masking of holes for protection of the inside of the holes during non-mechanical removal of exposed surface layers. The localized masking is accomplished through differential exposure of a resist layer to electromagnetic or thermal energy. The container structures are adapted for use in memory cells and apparatus incorporating such memory cells, as well as other integrated circuits.Type: ApplicationFiled: November 21, 2008Publication date: April 23, 2009Inventors: Donald L. Yates, Garry A. Mercaldi
-
Patent number: 7521745Abstract: A bottom electrode (52) made of Ir, an initial layer (53), a core layer (54) and a termination layer (55) of a PZT film, and a top electrode (56) made of IrO2, are formed on an underlining film (51). The initial layer (53) is formed in a low oxygen partial pressure with a thickness of 5 nm. The thickness of the core layer (54) is set to 120 nm. The termination layer (55) is set to be an excess Zr layer. In other words, as for the composition of the termination layer (55), “Zr/(Zr+Ti)” is set to be larger than 0.5, and in the termination layer (55) Zr is contained more excessively than the morphotropic phase boundary composition.Type: GrantFiled: October 13, 2006Date of Patent: April 21, 2009Assignee: Fujitsu LimitedInventors: Shigeyoshi Umemiya, Osamu Matsuura
-
Publication number: 20090096062Abstract: A stack capacitor in a semiconductor device includes a first capacitor formed on and/or over a semiconductor substrate and a second capacitor formed on and/or over the first capacitor. The first and second capacitors each have a multi-layer laminated structure which includes a lower electrode, a capacitor dielectric layer and an upper electrode. At least two of the lower electrodes and the upper electrodes are arranged vertically with respect to each other to have the same width and/or surface area.Type: ApplicationFiled: September 16, 2008Publication date: April 16, 2009Inventor: Ki-Wan Bang
-
Publication number: 20090096063Abstract: A lead frame type of semiconductor apparatus includes a die pad on which a semiconductor chip is mounted; ground terminals which are to be grounded; power supply terminals which are connected to a power supply; inner leads connected to the ground terminals and power supply terminals, in which a pair of adjacent inner leads for power supply terminal and ground terminal are extended inwardly; a chip capacitor mounting pad which is provided at inner ends of the extended inner leads; and a chip capacitor which is mounted on the chip capacitor mounting pad so that a decoupling capacitor is provided.Type: ApplicationFiled: November 20, 2008Publication date: April 16, 2009Applicant: OKI ELECTRIC INDUSTRY CO., LTD.Inventors: Makoto Terui, Noritaka Anzai
-
Publication number: 20090090948Abstract: In a semiconductor device comprising a capacitive element, an area of the capacitive element is reduced without impairing performance, and further, without addition of an extra step in a manufacturing process.Type: ApplicationFiled: September 29, 2008Publication date: April 9, 2009Inventor: AKIHIKO SATO